

PY32L020 Series

32-bit ARM® Cortex®-M0+ Microcontrollers

Reference Manual



Puya Semiconductor (Shanghai) Co., Ltd

Contents

1.	Lis	st of abbreviations for register	14
2.	Sys	stem architecture	15
3.	Me	emory and bus architecture	16
	3.1.	System architecture	16
	3.2.	Introduction to memory structure	17
	3.3.	Embedded SRAM	20
	3.4.	Flash Memory	20
	3.5.	Boot mode	
	3.5.	5.1. Memory physical mapping	21
4.	Em	nbedded Flash memory	22
	4.1.	Key features	
	4.2.	Flash memory function introduction	
	4.2.	2.1. Flash structure	22
	4.2		
	4.2	2.3. Flash program and erase operations	22
	4.3.	Unique Identification Code (UID)	
	4.4.	Option Byte Description	
	4.4		
	4.4		
	4.5.	Flash configuration bytes	
	4.5	5.1. HSI_TRIMMING_FOR_USER	33
	4.5	_	
	4.5		
	4.5	5.4. HSI_24M/48M _EPPARA1	34
	4.5	5.5. HSI_24M/48M _EPPARA2	34
	4.5	5.6. HSI_24M/48M _EPPARA3	34
	4.5	5.7. HSI_24M/48M _EPPARA4	35
	4.5	5.8. LSI_32.768K/38.4K_TRIMMING	35
	4.5.	5.9. VREFBUF_1.5V_TRIMMING	35
	4.5.	5.10. Flash USER OTP memory Bytes	35
	4.6.	Flash protection	36
	4.6	6.1. Flash software development kit (SDK) area protection	36
	4.6	S.2. Flash write protection	37
	4.6	S.3. Load Flash area protection	37
	4.6	6.4. Option byte write protection	37
	4.7.	Flash interrupt	37
	4.8.	Flash register description	38
	4.8	B.1. Flash access control register (FLASH_ACR)	38
	4.8	8.2. Flash key register (FLASH_KEYR)	38

	4.8.3.	Flash option key register (FLASH_OPTKEYR)	38
	4.8.4.	Flash status register (FLASH_SR)	39
	4.8.5.	Flash control register (FLASH_CR)	39
	4.8.6.	Flash option register (FLASH_OPTR)	41
	4.8.7.	Flash SDK address register (FLASH_SDKR)	41
	4.8.8.	FLASH boot control (FLASH_BTCR)	42
	4.8.9.	Flash WRP address register (FLASH_WRPR)	42
	4.8.10.	Flash sleep time configuration register (FLASH_STCR)	43
	4.8.11.	Flash TS0 register (FLASH_TS0)	43
	4.8.12.	Flash TS1 register (FLASH_TS1)	
	4.8.13.	Flash TS2P register (FLASH_TS2P)	44
	4.8.14.	Flash TPS3 register (FLASH_TPS3)	44
	4.8.15.	Flash TS3 register (FLASH_TS3)	
	4.8.16.	Flash page erase TPE register (FLASH_PERTPE)	45
	4.8.17.	FLASH SECTOR/MASS ERASE TPE Register (FLASH_SMERTPE)	46
	4.8.18.	FLASH PROGRAM TPE register (FLASH_PRGTPE)	
	4.8.19.	FLASH PRE-PROGRAM TPE Register (FLASH_PRETPE)	
	4.8.20.	Flash register mapping	47
5.		control	
	5.1. Pov	ver supply	
	5.1.1.	Power block diagram	
	5.2. Vol	tage regulator	49
	-	namic voltage value management	
	5.4. Pov	ver monitoring	50
	5.4.1.	Power-on reset (POR)/power-down reset (PDR)/brown-out reset (BOR)	50
6.	Low-po	wer control	51
	6.1. Lov	v-power mode	51
	6.1.1.	Introduction to low-power modes	51
	6.1.2.	Functions in each working mode	52
	6.2. Sle	ep mode	52
	6.2.1.	Entering sleep mode	52
	6.2.2.	Exiting sleep mode	53
	6.3. Sto	p mode	53
	6.3.1.	Entering stop mode	53
	6.3.2.	Exiting Stop mode	54
	6.4. Dec	creasing system clock frequency	54
	6.5. Per	ipheral clock gating	54
	6.6. Pov	ver management register	55
	6.6.1.	Power control register 1 (PWR_CR1)	55
	6.6.2.	PWR register map	55

7.	Reset		57
	7.1. Res	set source	57
	7.1.1.	Power reset	57
	7.1.2.	System reset	57
	7.1.3.	NRST pin (external reset)	57
	7.1.4.	Watchdog reset	58
	7.1.5.	Software reset	58
	7.1.6.	Option byte loader reset	58
8.	Clock		59
	8.1. Clo	ck source	
	8.1.1.	High-speed external clock (HSE)	
	8.1.2.	Low-speed external clock (LSE)	
	8.1.3.	High-speed internal clock (HSI)	
	8.1.4.	Low-speed internal clock (LSI)	
		ck tree	
		ck security system (CSS)	
		ck-out capability	
	8.5. Inte	ernal and external clock calibration with TIM14	
	8.5.1.	HSI calibration	
	8.5.2.	LSI calibration	
	8.6. Res	set/clock register	62
	8.6.1.	Clock control register (RCC_CR)	63
	8.6.2.	Internal clock source calibration register (RCC_ICSCR)	63
	8.6.3.	Clock configuration register (RCC_CFGR)	64
	8.6.4.	External clock source control register (RCC_ECSCR)	66
	8.6.5.	Clock interrupt enable register (RCC_CIER)	66
	8.6.6.	Clock interrupt flag register (RCC_CIFR)	67
	8.6.7.	Clock interrupt clear register (RCC_CICR)	67
	8.6.8.	I/O interface reset register (RCC_IOPRSTR)	68
	8.6.9.	AHB peripheral reset register (RCC_AHBRSTR)	68
	8.6.10.	APB peripheral reset register 1 (RCC_APBRSTR1)	69
	8.6.11.	APB peripheral reset register 2 (RCC_APBRSTR2)	69
	8.6.12.	I/O interface clock enable register (RCC_IOPENR)	70
	8.6.13.	AHB peripheral clock enable register (RCC_AHBENR)	71
	8.6.14.	APB peripheral clock enable register 1 (RCC_APBENR1)	71
	8.6.15.	APB peripheral clock enable register 2 (RCC_APBENR2)	72
	8.6.16.	Peripheral independent clock configuration register (RCC_CCIPR)	72
	8.6.17.	RTC domain control register (RCC_BDCR)	73
	8.6.18.	Control/status register (RCC_CSR)	74
	8.6.19.	RCC register address map	75

9.	Ger	neral	-purpose I/Os (GPIO)	77
ç	9.1.	GPI	O introduction	77
ę	9.2.	GPI	O main features	77
ę	9.3.	GPI	O functional description	77
	9.3.	.1.	General-purpose I/O (GPIO)	78
	9.3.	2.	I/O pin alternate function multiplexer and mapping	78
	9.3.	.3.	I/O port control registers	79
	9.3.	.4.	I/O port data registers	79
	9.3.	.5.	I/O data bitwise handling	79
	9.3.	.6.	GPIO locking mechanism	
	9.3.	.7.	I/O alternate function input/output	
	9.3.	.8.	External interrupt/wakeup lines	
	9.3.	.9.	I/O input configuration	
	9.3.	10.	I/O output configuration	
	9.3.	.11.	Alternate function configuration	
	9.3.	.12.	Analog configuration	
	9.3.		Use the LSE oscillator pins as GPIOs	
Ś	9.4.	GPI	O registers	84
	9.4.	.1.	GPIO port mode register (GPIOx_MODER) (x = A, B, C)	84
	9.4.	.2.	GPIO port output type register (GPIOx_OTYPER) (x = A, B, C)	84
	9.4.	.3.	GPIO port output speed register (GPIOx_OSPEEDR) (x = A, B, C)	85
	9.4.	4.	GPIO port pull-up and pull-down register (GPIOx_PUPDR) (x = A, B, C)	85
	9.4.	5.	GPIO port input data register (GPIOx_IDR) (x = A, B, C)	86
	9.4.	6.	GPIO port output data register (GPIOx_ODR) (x = A, B, C)	86
	9.4.	.7.	GPIO port bit set/reset register (GPIOx_BSRR) (x = A, B, C)	86
	9.4.	.8.	GPIO port configuration lock register (GPIOx_LCKR) (x = A, B, C)	87
	9.4.	.9.	GPIO alternate function register (low) (GPIOx_AFRL) (x = A, B, C)	87
	9.4.	10.	GPIO alternate function register (high) (GPIOx_AFRH) (x = A, B, C)	89
	9.4.	.11.	GPIO port bit reset register (GPIOx_BRR) (x = A, B, C)	92
	9.4.	.12.	GPIO register map	92
10	S	yste	m configuration controller (SYSCFG)	95
•	10.1.	S	ystem configuration register	95
	10.	1.1.	SYSCFG configuration register 1 (SYSCFG_CFGR1)	95
	10.	1.2.	SYSCFG configuration register 2 (SYSCFG_CFGR2)	96
	10.1	1.3.	GPIO filtering enable (GPIO_ENS)	96
	10.1	1.4.	SYSCFG register map	97
11.	lr	nterru	upts and events	98
	11.1.	Ν	ested vectored interrupt controller (NVIC)	98
	11.1	1.1.	NVIC main features	98
	11 1	1 2	SysTick calibration value register	98

11.1.3.	Interrupt and exception vectors	98
11.2.	Extended interrupts and events controller (EXTI)	99
11.2.1.	EXTI main features	99
11.2.2.	EXTI diagram	99
11.2.3.	EXTI connection between peripherals and CPU	100
11.2.4.	EXTI configurable event trigger wake-up	100
11.2.5.	EXTI direct type event input wakeup	101
11.2.6.	EXTI selector	101
11.3.	EXTI registers	102
11.3.1.	Rising trigger selection register (EXTI_RTSR)	102
11.3.2.	0 00 0 1 - /	103
11.3.3.	Software interrupt event register (EXTI_SWIER)	104
11.3.4.		
11.3.5.	External interrupt select register 1 (EXTI_EXTICR1)	
11.3.6.	· · · · · · · · · · · · · · · · · · ·	
11.3.7.	Interrupt mask register (EXTI_IMR)	
11.3.8.	o (_ /	
11.3.9.	EXTI register map	110
12. Cycl	ic redundancy check calculation unit (CRC)	112
	Introduction	
12.2.	CRC main features	112
12.3.	CRC functional description	112
12.3.1.	CRC block diagram	112
12.4.	CRC registers	113
12.4.1.	Data register (CRC_DR)	113
12.4.2.	Independent data register (CRC_IDR)	113
12.4.3.	Control register (CRC_CR)	113
12.4.4.	CRC register map	114
13. Anal	og-to-digital converter (ADC)	115
13.1.	Introduction	115
13.2.	ADC main features	115
13.3.	ADC functional description	116
13.3.1.	ADC diagram	116
13.3.2.	Calibration (ADCAL)	116
13.3.3.	ADC on-off control (ADEN)	117
13.3.4.	ADC Clock	118
13.3.5.	Configuring the ADC	118
13.3.6.	Channel selection (CHSEL, SCANDIR)	118
13.3.7.	Programmable sampling time (SMP)	119
13.3.8.	Single conversion mode (CONT = 0, DISCEN = 0)	119

13.3.9. Continuous conversion mode (CONT = 1)	120
13.3.10. Discontinuous conversion mode (DISCEN = 1)	120
13.3.11. Starting conversions (ADSTART)	121
13.3.12. Conversion time	121
13.3.13. Stopping an ongoing conversion (ADSTP)	122
13.4. Conversion on external trigger and trigger polarity (EXTSEL, EXTEN)	122
13.4.1. Fast conversion mode	123
13.4.2. End of conversion, end of sampling phase (EOC, EOSMP flags)	123
13.4.3. End of conversion sequence (EOSEQ flag)	123
13.4.4. Example timing diagrams	
13.5. Data management	
13.5.1. Data register and data alignment (ADC_DR, ALIGN)	125
13.5.2. ADC overrun (OVR, OVRMOD)	
13.5.3. Managing conversion sequences without DMA	
13.5.4. Conversion without DMA and overflow detection	127
13.6. Low-power features	
13.6.1. Automatic latency conversion mode	127
13.7. Analog window watchdog	128
13.7.1. ADC_AWD_OUT signal output generation	129
13.8. Temperature sensor and internal reference voltage	
13.9. ADC interrputs	
13.10. ADC regiseters	131
13.10.1. ADC interrupt and status register (ADC_ISR)	131
13.10.2. ADC interrupt enable register (ADC_IER)	132
13.10.3. ADC control register (ADC_CR)	133
13.10.4. ADC configuration register 1 (ADC_CFGR1)	134
13.10.5. ADC configuration register 2 (ADC_CFGR2)	136
13.10.6. ADC sampling time register (ADC_SMPR)	137
13.10.7. ADC watchdog threshold register (ADC_TR)	137
13.10.8. ADC channel selection register (ADC_CHSELR)	138
13.10.9. ADC data register (ADC_DR)	138
13.10.10. ADC calibration configuration and status registers (ADC_CCSR)	139
13.10.11. ADC common configuration register (ADC_CCR)	140
13.10.12. ADC register map	141
14. Comparator (COMP)	143
14.1. Introduction	143
14.2. COMP main features	143
14.3. COMP function description	144
14.3.1. COMP diagram	144
14.3.2. COMP pins and internal signals	144

14.3.3.	COMP reset and clock	144
14.3.4.	Window comparator	145
14.3.5.	Low-power mode	145
14.3.6.	Comparator filtering	145
14.3.7.	COMP interrupt	146
14.4. C	COMP registers	146
14.4.1.	COMP1 control and status registers (COMP1_CSR)	146
14.4.2.	COMP1 filter register (COMP1_FR)	147
14.4.3.	COMP2 control and status registers (COMP2_CSR)	148
14.4.4.	COMP2 filter register (COMP2_FR)	148
14.4.5.		149
15. Advaı	nced-control timer (TIM1)	150
15.1. T	TM1 introduction	150
15.2. T	TIM1 main features	150
15.3. T	TIM1 functional description	151
15.3.1.	Time-base unit	151
15.3.2.	Counter modes	
15.3.3.	Repetition counter	161
15.3.4.	Clock source	162
15.3.5.	Capture/compare channel	164
15.3.6.	Input capture mode	166
15.3.7.	PWM input mode	167
15.3.8.	Forced output mode	168
15.3.9.	Output compare mode	168
15.3.10.	PWM mode	169
15.3.11.	Complementary outputs and dead-time insertion	171
15.3.12.	Using the break function	173
15.3.13.	Clearing the OCxREF signal on an external event	175
15.3.14.	6-step PWM generation	176
15.3.15.	One-pulse mode	177
15.3.16.	Encoder interface mode	179
15.3.17.	Timer input XOR function	181
15.3.18.	Interfacing with Hall sensors	181
15.3.19.	TIMx and external trigger synchronization	182
15.3.20.	Timer synchronization	185
15.3.21.	Debug mode	185
15.4. T	TIM1 registers	185
15.4.1.	TIM1 control register1 (TIM1_CR1)	185
15.4.2.	TIM1 control register2 (TIM1_CR2)	187
15.4.3.	TIM1 slave mode control register (TIM1_SMCR)	188

15.4.4.	TIM1 interrupt enable register (TIM1_DIER)	190
15.4.5.	TIM1 status register (TIM1_SR)	191
15.4.6.	TIM1 event generation register (TIM1_EGR)	193
15.4.7.	TIM1 capture/compare mode register1 (TIM1_CCMR1)	194
15.4.8.	TIM1 capture/compare mode register 2 (TIM1_CCMR2)	197
15.4.9.	TIM1 capture/compare enable register (TIM1_CCER)	198
15.4.10.	TIM1 counter (TIM1_CNT)	200
15.4.11.	TIM1 prescaler (TIM1_PSC)	200
15.4.12.	TIM1 auto-reload register (TIM1_ARR)	201
15.4.13.		201
15.4.14.		
15.4.15.	TIM1 capture/compare register 2 (TIM1_CCR2)	202
15.4.16.	TIM1 capture/compare register 3 (TIM1_CCR3)	203
15.4.17.	TIM1 capture/compare register 4 (TIM1_CCR4)	203
15.4.18.	TIM1 break and dead-time register (TIM1_BDTR)	203
15.4.19.	TIM1 register mapping	205
16. Gene	ral purpose timer (TIM14)	207
16.1. T	IM14introduction	207
16.2. T	IM14 main features	207
16.3. T	IM14 functional description	208
16.3.1.	Time-base unit	208
16.3.2.	Clock sources	212
16.3.3.	Capture/compare channels	212
16.3.4.	Input capture mode	213
16.3.5.	Force ouput mode	214
16.3.6.	Output compare mode	214
16.3.7.	PWM mode	215
16.3.8.	One-pulse mode	216
16.3.9.	Timer synchronization	218
16.3.10.	Debug mode	218
16.4. T	IM14 register	218
16.4.1.	TIM14control register 1 (TIM14_CR1)	218
16.4.2.	TIM14 DMA/interrupt enable register (TIM14_DIER)	219
16.4.3.	TIM14status register (TIM14_SR)	219
16.4.4.	TIM14 Event generation register (TIM14_EGR)	220
16.4.5.	TIM14 Capture/compare mode register 1(TIM14_CCMR1)	221
16.4.6.	TIM14 capture/compare enable register (TIM14_CCER)	223
16.4.7.	TIM14 Counter (TIM14_CNT)	224
16.4.8.	TIM14 prescaler(TIM14_PSC)	224
16.4.9.	TIM14 auto-reload register (TIM14_ARR)	224

16.4.10). TIM14 capture/compare register 1(TIM14_CCR1)	225
16.4.11	. TIM14 option register(TIMx_OR)	225
16.4.12	2. TIM14 register map	225
17. Low	power timer(LPTIM)	227
17.1.	Introduction	227
17.2.	LPTIM main features	227
17.3.	LPTIM functional description	227
17.3.1.	LPTIMblock diagram	227
17.3.2.	LPTIM pins and internal signals	227
17.3.3.		
17.3.4.		
17.3.5.	Operating mode	228
17.3.6.		
17.3.7.		
17.3.8.	Counter reset INDANG	229
17.3.9.	ű	
17.4.	LPTIM Low power mode	229
	LPTIM interrupt	
17.6.	LPTIMregister	230
17.6.1.	LPTIMinterrupt and status register (LPTIM_ISR)	230
17.6.2.	LPTIM interrupt clear register (LPTIM_ICR)	230
17.6.3.	LPTIM interrupt enable register (LPTIM_IER)	231
17.6.4.	LPTIM configuration register (LPTIM_CFGR)	231
17.6.5.	LPTIMcontrol register (LPTIM_CR)	232
17.6.6.	LPTIM auto-reload register (LPTIM_ARR)	232
17.6.7.	LPTIM counter (LPTIM_CNT)	232
17.6.8.	LPTIM register map	233
18. Inde	pendent watchdog (IWDG)	234
18.1.	Introduction	234
18.2.	IWDGmain features	234
18.3.	IWDG functional diagram	234
18.3.1.	IWDG block diagram	234
18.3.2.	Hardware watchdog	234
18.3.3.	Register access protection	234
18.3.4.	Debug mode	235
18.4.	IWDG register	235
18.4.1.	Key register (IWDG_KR)	235
18.4.2.	Prescaler register (IWDG_PR)	235
18.4.3.	Reload register (IWDG_RLR)	236
18.4.4.	Status register (IWDG_SR)	236

18.4.5. IWDG register map	236
19. Inter-integrated circuit interface	238
19.1. Introduction	238
19.2. I2C main features	238
19.3. I2C functional description	238
19.3.1. I2C block diagram	238
19.3.2. Mode selection	239
19.3.3. I2C Initialization	240
19.3.4. I2C slave mode	240
19.3.5. I2C master mode	
19.3.6. Error stage	248
19.3.7. SDA/SCL Control	
19.4. I2C interrupts	
19.5. I2C Registers	
19.5.1. I2C control register 1 (I2C_CR1)	
19.5.2. I2C Control register 2 (I2C_CR2)	
19.5.3. I2C Own address register 1 (I2C_OAR1)	
19.5.4. I2C Data register (I2C_DR)	
19.5.5. I2C Stage register(I2C_SR1)	253
19.5.6. I2C Stage register 2 (I2C_SR2)	
19.5.7. I2C Clock control register (I2C_CCR)	
19.5.8. I2C TRISE register (I2C_TRISE)	257
19.5.9. I2C register map	257
20. Universal synchronous asynchronous receiver transmitter (USART)	
20.1. Introduction	259
20.2. USART main features	259
20.3. USART function description	260
20.3.1. USART character description	261
20.3.2. Transmitter	262
20.3.3. Recevier	264
20.3.4. USART baud rate generation	268
20.3.5. USART receiver's tolerance to clock deviation	269
20.3.6. USART auto baud rate detection	269
20.3.7. Multi processor communication using USART	270
20.3.8. USART synchronous mode	273
20.3.9. USART single-wire half-duplex communication	274
20.3.10. Hardware flow control	275
20.4. USART interrupt request	276
20.5. USART register	277
20.5.1. Status register (USART_SR)	277

	20.5.2.	USART Data register(USART_DR)	279
	20.5.3.	Baud rate register (USART_BRR)	279
	20.5.4.	USART control register 1 (USART_CR1)	280
	20.5.5.	USART control register 2 (USART_CR2)	281
	20.5.6.	USART control register 3 (USART_CR3)	282
	20.5.7.	USART register map	283
21	. Serial	peripheral interface (SPI)	284
2	21.1. lr	ntroduction	284
:	21.2. S	PI main features	. 284
:	21.3. S	PI function description	284
	21.3.1.	Overview	284
	21.3.2.	Communications between one master and one slave	285
	21.3.3.	Multi-slave communication	288
	21.3.4.	Multi-master commnunication	288
	21.3.5.	Slave select (NSS) pin management	289
	21.3.6.	Comminication formats	290
	21.3.7.	SPI configuration	
	21.3.8.	SPI enabling procedure	292
	21.3.9.	Data transmission and reception procedures	292
	21.3.10.	Status flags	296
	21.3.11.	Error flags	297
	21.3.12.	SPI interrupts	298
:	21.4. S	PI register	298
	21.4.1.	SPI control register 1 (SPI_CR1)	298
	21.4.2.	SPI control register2 (SPI_CR2)	299
	21.4.3.	SPI status register (SPI_SR)	300
	21.4.4.	SPI data register (SPI_DR)	301
	21.4.5.	SPI register map	301
22	. Debu	g support	302
:	22.1. C	Overview	302
	22.2. P	inout and debug port pins	302
	22.2.1.	SWD port pins	302
	22.2.2.	Flexible SW-DP pin assignment	302
	22.2.3.	Internal pull-up and pu;;-down on SWD pins	303
:	22.3. II	O codes and locking mechanism	303
:	22.4. S	WD debug port	303
	22.4.1.	SWD protocol introduction	303
	22.4.2.	SWD protocol sequence	303
	22.4.3.	SW-DP state machine (reset, idle states, ID code)	304
	22 4 4	DP and ΔP read/write accesses	304

	22.4.5.	SW-DP registers	.305
	22.4.6.	SW-AP register	.305
22	2.5.	Core debug	.305
22	2.6.	Break Point Unit	. 305
	22.6.1.	BPU functionality	.306
22	2.7.	DWT (Data Watchpoint)	.306
	22.7.1.	DWTfunctionality	.306
	22.7.2.	DWT program counter sample register	.306
22	2.8.	MCU debug component (DBGMCU)	.306
	22.8.1.	Debug support for low-power modes	.306
	22.8.2.	Debug support for timers, watchdog and IIC	.306
22	2.9.	DBG register	.307
	22.9.1.	0 (= /	
	22.9.2.	1119 1111 31111 13111 (
	22.9.3.		.307
	22.9.4.	DBG APB freeze register 2(DBG_APB_FZ2)	.308
	22.9.5.	DBG register map	.308
23.	Vers	ion History	.310

1. List of abbreviations for register

Abbreviation	Description
read/write (rw)	Software can read and write to this bit.
read-only (r)	Software can only read this bit.
write-only (w)	Software can only write to this bit. Reading this bit returns the reset value.
read/clear write0 (rc_w0)	Software can read as well as clear this bit by writing 0. Writing '1' has no effect on the bit value.
read/clear write1 (rc_w1)	Software can read as well as clear this bit by writing 1. Writing '0' has no effect on the bit value.
read/clear write (rc_w)	Software can read as well as clear this bit by writing register. Writing to this bit has no effect.
read/clear by read (rc_r)	Software can read this bit. Reading this bit automatically clears it to '0'. Writing this bit has no effect on the bit value.
read/set by read (rs_r)	Software can read this bit. Reading this bit automatically sets it to '1'. Writing this bit has no effect on the bit value.
read/set (rs)	Software can read as well as set this bit to '1'. Writing '0' has no effect on the bit value.
toggle (t)	Software can toggle this bit by writing '1'. Writing '0' has no effect.
Reserved (Res)	Reserved bit, must be kept at reset value.

2. System architecture




Figure 2-1 System architecture

3. Memory and bus architecture

3.1. System architecture

The system consists of the following parts::

- One Master
 - Cortex-M0+
- Three Slaves
 - Internal SRAM
 - Internal Flash Memory
 - AHB with AHB-APB Bridge




Figure 3-1 System architecture

■ System bus

This bus connects the system bus of the Cortex-M0+ core to a BusMatrix which manages the arbitration of the CPU.

BusMatrix

The BusMatrix manages the access arbitration of the CPU bus. This arbitration uses the Round Robin algorithm. The BusMatrix is composed of Master (CPU) and slaves (Flash memory, SRAM and AHB-to-APB bridge) .

■ AHB-to-APB bridge (APB)

The AHB-to-APB bridge provides a synchronous connection between the AHB and APB buses to the peripheral address mapping of the Bridge.

3.2. Introduction to memory structure

Program memory, data memory, registers and I/O ports are organized within the same linear 4-Gbytes address space. The bytes are coded in memory in Little Endian format (in a word, the lowest numbered byte is considered the world's least significant byte).

The addressable memory space is divided into 8 mian blocks, each of 512 Mbyte.




Figure 3-2 Memory map

Table 3-1 Memory boundary addresses

Туре	Boundary Address	Size	Memory Area	Description
OD ANA	0x2000 C000-0x3FFF FFFF	512 MBytes	Reserved	
SRAM	0x2000 0000-0x2000 0BFF	3 KBytes	SRAM	
	0x1FFF 0300-0x1FFF FFFF	4 KBytes	Reserved	
	0x1FFF 0280-0x1FFF 02FF	128 Bytes	USER OTP memory	Store user data
	0x1FFF 0200-0x1FFF 027F	128 Bytes	Reserved	
	0x1FFF 0180-0x1FFF 01FF	128 Bytes	Factory config. bytes	Store trimming data
	0x1FFF 0100-0x1FFF 017F	128 Bytes	Factory config. bytes	Store triming data
	0x1FFF 0080-0x1FFF 00FF	128 Bytes	Option bytes	Option bytes
	0x1FFF 0000-0x1FFF 007F	128 Bytes	UID	Unique ID
Code	0x0800 6000-0x1FFE FFFF	384 MBytes	Reserved	-
	0x0800 0000-0x0800 5FFF	24 KBytes	Main flash memory	-
	0x0000 6000-0x07FF FFFF	8 MBytes	Reserved	-
			According to the Boot configuration:	
	0x0000 0000-0x0000 5FFF	24 KBytes	1) Main flash memory	-
			2) Load flash	
			3) SRAM	

Table 3-2 Peripheral register address

D		3-2 Periprieral register auc	
Bus	Boundary Address	Size	Peripheral
	0xE000 0000-0xE00F FFFF	1 Mbytes	M0+
	0x5000 1800-0x5FFF FFFF	-	Reserved
	0x5000 1400-0x5000 17FF	-	Reserved
	0x5000 1000-0x5000 13FF	-	Reserved
IOPORT	0x5000 0C00-0x5000 0FFF		Reserved
	0x5000 0800-0x5000 0BFF	1 Kbytes	GPIOC
	0x5000 0400-0x5000 07FF	1 Kbytes	GPIOB
	0x5000 0000-0x5000 03FF	1 Kbytes	GPIOA
	0x4002 3400-0x4FFF FFFF	-	Reserved
	0x4002 300C-0x4002 33FF	A IZha a -	Reserved
	0x4002 3000-0x4002 3008	1 Kbytes	CRC
	0x4002 2400-0x4002 2FFF	-	Reserved
	0x4002 2000-0x4002 23FF	1 Kbytes	Flash
	0x4002 1C00-0x4002 1FFF	-	Reserved
ALID	0x4002 1900-0x4002 1BFF	A IZha a -	Reserved
AHB	0x4002 1800-0x4002 18FF	1 Kbytes	EXTI
	0x4002 1400-0x4002 17FF	-	Reserved
	0x4002 1080-0x4002 13FF	A I/D: to a	Reserved
	0x4002 1000-0x4002 107F	1 KBytes	RCC
	0x4002 0C00-0x4002 0FFF	-	Reserved
	0x4002 0040-0x4002 03FF		Reserved
	0x4002 0000-0x4002 003C	-	Reserved
	0x4001 5C00-0x4001 FFFF	-	Reserved
	0x4001 5880-0x4001 5BFF	41470 4	Reserved
ADD	0x4001 5800-0x4001 587F	1KBytes	DBG
APB	0x4001 4C00-0x4001 57FF	-	Reserved
	0x4001 4850-0x4001 4BFF		Reserved
	0x4001 4800-0x4001 484C	-	Reserved

Bus	Boundary Address	Size	Peripheral				
	0x4001 4450-0x4001 47FF		Reserved				
	0x4001 4400-0x4001 404C		Reserved				
	0x4001 3C00-0x4001 43FF	-	Reserved				
	0x4001 381C-0x4001 3BFF		Reserved				
	0x4001 3800-0x4001 3018	1KBytes	USART				
	0x4001 3400-0x4001 37FF	-	Reserved				
	0x4001 3010-0x4001 33FF		Reserved				
	0x4001 3000-0x4001 300C	1Kbytes	SPI				
	0x4001 2C50-0x4001 2FFF		Reserved				
	0x4001 2C00-0x4001 2C4C	1Kbytes	TIM1				
	0x4001 2800-0x4001 2BFF	-	Reserved				
	0x4001 270C-0x4001 27FF		Reserved				
	0x4001 2400-0x4001 2708	1Kbytes	ADC				
	0x4001 0400-0x4001 23FF	-	Reserved				
	0x4001 0220-0x4001 03FF		Reserved				
	0x4001 0200-0x4001 021F	1KBytes	COMP1/2				
	0x4001 0000-0x4001 01FF	7	SYSCFG				
	0x4000 B400-0x4000 FFFF	-	Reserved				
	0x4000 B000-0x4000 B3FF	-	Reserved				
	0x4000 8400-0x4000 AFFF	-	Reserved				
	0x4000 7C28-0x4000 7FFF		Reserved				
	0x4000 7C00-0x4000 7C24	1KBytes	LPTIM				
	0x4000 7400-0x4000 7BFF	-	Reserved				
	0x4000 7018-0x4000 73FF		Reserved				
	0x4000 7000-0x4000 7014	1KBytes	PWR				
	0x4000 5800-0x4000 6FFF	-	Reserved				
	0x4000 5434-0x4000 57FF		Reserved				
	0x4000 5400-0x4000 5430	1KBytes	I2C				
	0x4000 4800-0x4000 53FF	-	Reserved				
	0x4000 441C-0x4000 47FF		Reserved				
	0x4000 4400-0x4000 4418	1KBytes	Reserved				
	0x4000 3C00-0x4000 43FF	-	Reserved				
	0x4000 3810-0x4000 3BFF		Reserved				
	0x4000 3800-0x4000 380C	Ţ -	Reserved				
	0x4000 3400-0x4000 37FF	-	Reserved				
	0x4000 3014-0x4000 33FF	41/5	Reserved				
	0x4000 3000-0x4000 0010	1KBytes	IWDG				
	0x4000 2C0C-0x4000 2FFF		Reserved				
	0x4000 2C00-0x4000 2C08	-	Reserved				
	0x4000 2830-0x4000 2BFF	41/0.400	Reserved				
	0x4000 2800-0x4000 282C	1KBytes	Reserved				
	0x4000 2420-0x4000 27FF		Reserved				
	0x4000 2400-0x4000 241C	-	Reserved				
	0x4000 2054-0x4000 23FF	41/0.400	Reserved				
	0x4000 2000-0x4000 0050	1KBytes	TIM14				
	0x4000 1800-0x4000 1FFF	-	Reserved				
	0x4000 1400-0x4000 17FF	-	Reserved				
	0x4000 1030-0x4000 13FF		Reserved				
	0x4000 1000-0x4000 102C	-	Reserved				
	0x4000 0800-0x4000 0FFF	-	Reserved				
	0x4000 0450-0x4000 07FF	11/hytoo	Reserved				
	0x4000 0400-0x4000 044C	1Kbytes	Reserved				
	0x4000 0000-0x4000 03FF	-	Reserved				

3.3. Embedded SRAM

The PY32L020 features up to 3 kbytes of SRAM. It can be accessed as bytes, half-word(16 bits) or full words(32 bits). A hard fault will be generated when the software reads and writes the space outside the setting range.

3.4. Flash Memory

Flash memory consists of two physical areas:

- Main flash area, 24 Kbytes,it contains application and user data,used to store user programs and user data. In addition, a maximum of 4 kBytes can be set according to customer configuration for use as a load flash.
- Information area,0.75 Kbytes,it includes the following parts:
 - Factory config. Bytes 0: 128 Bytes, uesd to store:
 - HSI frequency selection control value and corresponding Trimming value
 - Parameter values for erasure time configuration corresponding to different frequencies of HSI
 - Factory config. Bytes 1: 128 Bytes, used to store power-on reading check code.
 - ➤ UID: 128 Bytes, uesd to store the UID of the chip.
 - Option byte: 128 Bytes,used to store the configuration values of hardware and storage protection.
 - User OTP Memory: 128 Bytes, uesd to store user data.

Flash memory interface implements instruction of reading and data access based on the AHB protocol, and it also implements the basic program/erase operations of the Flash through registers.

3.5. Boot mode

Three different boot mode can be selected through the BOOT0 pin and boot selector option bit nBOOT1 (stored in the Option bytes), as shown in the following table:

Boot mode configuration Mode nBOOT1 bit nBOOT0 bit Boot memory size ==0 Boot memory size !=0 Χ 0 Main flash start Main Flash start 0 1 SRAM start SRAM start N/A Load Flash start

Table 3-3 Boot mood

The values on the Boot pins are latched on the 4th SYSCLK after a reset. It is up to the user to set the boot mode to choose according to the table above.

After this startup has completed, the CPU fetches the top-of-stack value from address 0x0000 0000, then starts code executes from the boot memory starting from 0x0000 0004. Depending on the selected boot mode, main Flash memory or SRAM is accessible as follows:

- Boot from main Flash memory: the main Flash memory is aligned in the boot memory space (0x0000 0000), but still accessible from its original memory space (0x0800 0000). In other word, the Flash memory contents can be accessed starting from address 0x0000 0000 or 0x0800 0000.
- Boot from Load Flash: Load Flash memory is aligned in the memory space (0x0000 0000), but still accessed from the following address spaces based on the Load Flash size setting.

User Bootloader	Access address
N/A	0x0800 5C00~0x0800 5FFF
1 Kbyte	0x0800 5800~0x0800 5FFF
2 Kbyte	0x0800 5400~0x0800 5FFF
3 Kbyte	0x0800 5400~0x0800 5FFF
4 Kbyte	0x0800 5000~0x0800 5FFF

■ Boot from the embedded SRAM: the SRAM is aligned in the boot memory space (0x0000 0000), but still accessible at address 0x2000 0000.

3.5.1. Memory physical mapping

If boot mode is selected, the application software can modify the memory accessible in the program space. This modification is determined by the MEM_MODE bit selection in the SYS-CFG_CFGR1 register (see the SYSCFG chapter for details).

4. Embedded Flash memory

4.1. Key features

■ Main flash block: maximum 24 kBytes(6k x 32 bits)

■ Information block: 0.75 kBytes(192 x 32 bits)

Page size: 128 BytesSector size: 4 kBytes

The Flash control interface circuit features:

Flash write and erase

■ Write protection

4.2. Flash memory function introduction

4.2.1. Flash structure

Flash memory is composed of 32-bit wide storage units, which can be used for program and data storage, page size is 128 bytes, Sector size is 4 bytes.

In terms of function, Flash memory is divided into main Flash and information Flash, the former has a maximum capacity of 24 Bytes, and the latter has a capacity of 0.75 Bytes.

Page erase operation can be applied to Main flash.

Mass erase can be applied to main Flash if there is no write protection setting, otherwise it cannot be applied to main Flash.

Block	sector	Page	Base address	Size
	Sector 0	Page 0-31	0x0800 0000-0x0800 0FFF	4 Kbytes
	Sector 1	Page 32-63	0x0800 1000-0x0800 1FFF	4 Kbytes
Main flash	Sector 2	Page 64-95	0x0800 2000-0x0800 2FFF	4 Kbytes
IVIAITI IIASTI	Sector 3	Page 96-127	0x0800 3000-0x0800 3FFF	4 Kbytes
	Sector 4	Page 128-159	0x0800 4000-0x0800 4FFF	4 Kbytes
	Sector 5	Page 160-191	0x0800 5000-0x0800 5FFF	4 Kbytes
UID		Page 0	0x1FFF 0000-0x1FFF 007F	128 bytes
Opthion bytes		Page 1	0x1FFF 0080-0x1FFF 00FF	128 bytes
Factory config 0	Sector 6	Page 2	0x1FFF 0100-0x1FFF 017F	128 bytes
Factory config 1	Sector 6	Page 3	0x1FFF 0180-0x1FFF 01FF	128 bytes
Reserved		Page 4	0x1FFF 0200-0x1FFF 027F	128 bytes
USER OTP memory		Page 5	0x1FFF 0280-0x1FFF 02FF	128 bytes

Table 4-1 Flash structure and boundary addresses

4.2.2. Flash read operation and access latency

Flash can be used as a general memory space to accessed direct addressing. The contents of the Flash memory can be read through a special read control sequence.

The instruction fetch and data access are both done through the AHB bus. Read can mange through the Latency of the FLASH_ACR register, which is the read operation increase the wait state or not. When it is 0, the wait state of the Flash read operation is not added, when it is 1, the Flash read operation adds one wait state. This mechanism is specially designed to match high-speed system clock and relatively low-speed Flash read speed.

4.2.3. Flash program and erase operations

The Flash memory can be programmed by In -circuit programming (ICP) or In -application programming (IAP).

ICP: It is used to update the entire contents of the Flash memory, using the SWD protocol or the boot loader to load the user application into the MCU. ICP provides quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices.

IAP: It can use any communication interface supported by the microcontroller to download programming data into Flash memory. The IAP allows the user to re-program the Flash memory while the application is running. Then, part of the application has to have been previously programmed in the Flash memory using ICP.

If a reset occurs during Flash program and erase operations, the contents of the Flash memory are not protected.

During a program and erase operations to the Flash memory, any attempt to read the Flash memory will stall the bus. The read operation will proceed correctly once the program and erase operations has completed. This means that code or data fetches cannot be made while programming and erasing operations are in progress.

For program and erase operations, the HSI must be turned on.

Program and erase operations can be implemented through the following control interface-related registers:

- Acess control register(FLASH_ACR)
- KEY register(FLASH_KEYR)
- Option byte key register (FLASH_OPTKEYR)
- Flash status register (FLASH_SR)
- Flash control register (FLASH_CR)
- Flash option register(FLASH_OPTR)
- Flash SDK address register(FLASH_SDKR)
- Flash boot control register (FLASH_BTCR)
- Flash write protection resister (FLASH_WRPR)
- FLASH sleep time config register (FLASH_STCR)
- Flash TS0 register(FLASH_TS0)
- Flash TS1 register(FLASH_TS1)
- Flash TS2P register(FLASH_TS2P)
- Flash TPS3 register(FLASH_TPS3)
- Flash TS3 register(FLASH TS3)
- Flash page erase TPE register(FLASH_PERTPE)
- Flash sector/mass erase TPE register(FLASH_SMERTPE)
- Flash program TPE register(FLASH PRGTPE)
- Flash pre-program TPE register(FLASH_PRETPE)

4.2.3.1. Unlocking the Flash memory

After reset, the Flash memory is protected against unwanted (like caused by electrical interference) write or erase operations. The FLASH_CR register is not accessible in write mode,

except for the OB L_LAUNCH bits,used to reload option bit. Every time to write or erase the Flash, must write the FLASH_KEYR register, to generate an unlock sequence, and to open the access to the FLASH_CR register.

This sequence consists of two steps:

Step 1: Write KEY1 = 0x4567 0123 to the FLASH_KEYR register

Step 2: Write KEY2 = 0xCDEF 89AB to the FLASH_KEYR register

Any wrong sequence locks up the FLASH_CR register until the next reset. In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated. This is done after the first write cycle if KEY1 does not match, or during the second write cycle if KEY1 has been correctly written but KEY2 does not match.

The FLASH_CR register can be locked again by user software by writing the LOCK bit in the FLASH_CR register.

In addition, the FLASH_CR register cannot be written when the BSY bit of the FLASH_SR register is set. In the meantime, any attempt to write FLASH_CR register will cause the AHB bus to stall until the BSY bit is cleared.

4.2.3.2. Flash memory programming

The Flash memory can be programmed the entire page in units of 32 bits each time (hardfault will be generated when the half word or byte operation is performed). The program operation is started when the CPU writes a half-word into a main Flash memory address with the PG bit of the FLASH_CR register set. Any non 32-bit write will cause a hard fault interrupt.

If the address is write-protected by the FLASH_WRPR register, the program operation is skipped and a warning is issued by the WRPRTERR bit in the FLASH_CR register. At the end of the program operation, the EOP bit in the FLASH_CR register will be set.

The Flash memory programming sequence is as follows:

- Check that no Flash memory operation is ongoing by checking the BSY in the FLASH_SR register.
- 2) If no Flash memory erase or program operation is ongoing, the software reads out the 32 words of the page (if the page already has data stored, perform this step, otherwise skip this step).
- 3) To release the protection of the FLASH_CR register by programming KEY1 and KEY2 to the FLASH_KEYR register.
- 4) Set the PG bit and the EOPIE bit in the FLASH_CR register.
- 5) Programming to the target address from the 1st to 31st word (only accept 32 bit program).
- 6) Set the PGSTRT in FLASH CR register.
- 7) Write the 32nd word.
- 8) Wait until the BSY bit of the FLASH SR register to be cleared.
- 9) Check the EOP flag in the FLASH_SR register (It is set when the programming operation has succeeded), and then clear it by software.
- 10) If there are no more program operations, software will clear the PG bit.

When the above step 7) is successfully executed, the program operation is automatically started, and the BSY bit is set by hardware at the same time.

Flash Erase Operation

The Flash memory can be erased by page, or sector and mass erase (sector and mass erase do not work for information memory).

4.2.3.3. Page erase

When a page is protected by WRP, it will not be erased and the WRPERR bit is set at this time. In addition, when some main flash areas used as Load Flash, the selected pages will not be erased, and the WRPERR bit will also be set To excution the page erase operation, the following steps need to be performed:

- Check that no Flash memory operation is ongoing by checking the BSY in the FLASH_SR register.
- 2) To release the protection of the FLASH_CR register by programming KEY1 and KEY2 to the FLASH_KEYR register.
- 3) Set the PER bit and the EOPIE bit in the FLASH_CR register.
- 4) Write arbitrary data (32-bit data) to the page
- 5) Wait for the BSY bit to be cleared.
- 6) Check that the EOP flag is set.
- 7) Clear the EOP flag.

4.2.3.4. Mass erase

The Mass erase can used to completely erase the entire main Flash memory, but the information block is unaffected by this procedure. Additionally, when WRP is enabled, the mass erase function is disabled and no mass erase operation occurs, the WEPERR bit is set.

The following sequence for mass erase:

- 1) Check that no Flash memory operation is ongoing by checking the BSY.
- To release the protection of the FLASH_CR register by programming KEY1 and KEY2 to the FLASH_KEYR register.
- 3) Set the MER bit and the EOPIE bit in the FLASH_CR register.
- 4) Write arbitrary data (32-bit data) to the main Flash memory.
- 5) Wait for the BSY bit to be cleared.
- 6) Check that the EOP flag is set.
- 7) Clear the EOP flag.

4.2.3.5. Sector erase

The sector erase can be used to erase the main Flash of 4 kbytes, but the information block is unaffected by this procedure. In addition, when a sector is protected by WRP, it will not be erased, and the WRPERR bit is set.when some main flash areas used as Load Flash,if sector5 is selected as the erase object, sector5 will not be erased, and the WRPERR bit will also be set.

The following sequence for sector erase:

- 1) Check that no Flash memory operation is ongoing by checking the BSY.
- 2) To release the protection of the FLASH_CR register by programming KEY1 and KEY2 to the FLASH_KEYR register.
- 3) Set the SER bit and the EOPIE bit in the FLASH_CR register.
- 4) Write arbitrary data to the sector.
- 5) Wait for the BSY bit to be cleared.
- 6) Check that the EOP flag is set.
- 7) Clear the EOP flag.

Information memory other than USER OTP memory is read-only and will never be programmed/erased.

4.2.3.6. Program and erase time configuration

The program and erase time need to be strictly controlled, otherwise the operation will fail. By default, the hardware design sets the time parameters of program and erase operations that the HSI is 24 MHz. When the HSI output frequency is changed, the Flash program and erase time need to be configured the register correctly.

4.3. Unique Identification Code (UID)

Typical application scenarios for UID:

- Used as serial number
- When programming internal flash memory, use it as a key or encryption primitive to improve code security
- Activate secure bootstrap process, etc
- The product unique identification provides a reference number that is unique to any device.
- Users can never change these bits. The unique identity identifier can also be read in different ways such as single byte/half word/word, and then connected using custom algorithms.

Base address: 0x1FFF 0000

Offset Address	Description				UID	Bits				
Offset Address	Description	7	6	5	4	3	2	1	0	
0	Lot Numer	Lot Number ASCII								
1	Lot Numer				Lot Num	ber ASCI	l			
2	Lot Numer				Lot Num	ber ASCI	I			
3	Lot Numer				Lot Num	ber ASCI	I			
4	Wafer Number	Wafer Number								
5	Lot Numer				Lot Num	ber ASCI	l			
6	Lot Numer				Lot Num	ber ASCI	I			
7	Lot Numer				Lot Num	ber ASCI	I			
8	internal code				interna	al code				
9	Y coordinate low order			Υ	coordinat	te low ord	ler			
10	X coordinate low order			Х	coordinat	te low ord	ler			
11	X,YCoordinate high address	Y	coordinat	e high or	der	Х	coordinat	e high or	de	

Offset Address	Description	UID Bits										
Offset Address	Description	7	6	5	4	3	2	1	0			
12	Fixed code	0x78										
13	internal code	internal code										
14	internal code	internal code										
15	internal code	internal code										

4.4. Option Byte Description

4.4.1. Flash option byte

Part of the information area is used as an option byte, which is used to store the hardware configuration that the chip or the user needs to perform for the application. For example, the watchdog can be selected in hardware or software mode.

For data security, the option bytes are stored separately in the code and one's complement code.

Table 4-2 Option byte format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Complemented Option byte 1									Comp	lemente	d Optio	n byte ()		
15	16 17 13 17 11 10 0 2 7 6 5 7 3 7 1								0						
	Option byte 1										Option	n byte 0)		

The option bytes can be read from the memory locations listed in the table option byte organization or from the relevant registers of the following option bytes:

- FLASH user option register (FLASH_OPTR)
- FLASH SDK area address register (FLASH_SDKR)
- FLASH boot control register (FLASH_BTCR)
- FLASH WRP address register (FLASH_WRPR)

Table 4-3 Option byte organization

Word Address	Description						
0x1FFF 0080	Option byte for Flash User option and its complemented						
0x1FFF 0084	Option byte for Flash SDK area address and its complemented						
0x1FFF 0088 Option byte for FLASH boot control and its complemented							
0x1FFF 008C	Option byte for Flash WRP address and its complemented						
0x1FFF 0090	Reserved						
0x1FFF 0094	Reserved						
	Reserved						
	Reserved						
	Reserved						
0x1FFF 00FC	Reserved						

Option byte for Flash User option

Flash memory address: 0x1FFF 0080

Production value:0x0155 BEAA

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	~NRST_	~	~IWDG	BOI) E\	/[2·0]	~BOR_				Doco	rvod			
Reserved	MODE	SWD_MODE	_SW	~BOR_LEV[2:0]			EN	Reserved							
	R	R	R	R	R	R	R								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	NRST_	SWD_MODE	IWDG	BOB	1 =\/	[2·0]	BOR_				Posc	rvod			
Reserved	MODE	3WD_INIODE	_SW	Б	BOR_LEV[2:0]			Reserved							
	R	R	R	R	R	R	R								

Bit	Name	R/W	Function
31	Reserved	-	-
30	~NRST_MODE	R	One's complement of NRST_MODE
29	~SWD_MODE	R	One's complement of SWD_MODE
28	~IWDG_SW	R	One's complement of IWDG_SW
27: 25	~BOR_LEV[2:0]	R	One's complement of BOR_LEV
24	~BOR_EN	R	One's complement of BOR_EN
23: 15	Reserved	-	-
14	NRST_MODE	R	NRST_MODE SWD_MODE
			0 X: PCO: NRST PB6: SWD
13	SWD_MODE	R	1 0: PCO: GPIO PB6: SWD
			11: PCO: SWD PB6: GPIO
12	IWDG_SW	R	0: Hardware watchdog
12	1000_000		1: Software watchdog
			000: BOR rising threshold is 1.8V, falling threshold is 1.7V
			001: BOR rising threshold is 2.0V, falling threshold is 1.9V
			010: BOR rising threshold is 2.2V, falling threshold is 2.1V
11: 9	DOD 1 EV/(2,01	R	011: BOR rising threshold is 2.4V, falling threshold is 2.3V
11. 9	BOR_LEV[2:0]	K	100: BOR rising threshold is 2.6V, falling threshold is 2.5V
			101: BOR rising threshold is 2.8V, falling threshold is 2.7V
			110: BOR rising threshold is 3.0V, falling threshold is 2.9V
			111: BOR rising threshold is 3.2V, falling threshold is 3.1V
			BOR enable
8	BOR_EN	R	0: BOR is disabled
			1: BOR is enabled, BOR_LEV works
7: 0	Reserved	-	-

■ Option byte for Flash SDK area address

Flash memory address: 0x1FFF 0084

Production value: 0xF4FF 0B00

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res		~SDK_END[3:0]				Res	Res	Res		~SDK_	STRT[3:0]
				R	R	R	R					R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Res	Res	Res	Res		SDK_END[3:0]				Res	Res	Res		SDK_	STRT[3	:0]
				R	R	R	R					R	R	R	R

Bit	Name	R/W	Function
31: 28	Reserved	-	-
27: 24	Complemented SDK_END[3:0]	R	One's complement of SDK_END
23: 20	Reserved	-	-
19: 16	Complemented SDK_STRT[3:0]	R	One's complement of SDK_STRT
15: 12	Reserved	-	-
11: 8	SDK_END[3:0]	R	SDK area end address, each corresponding STEP is 2 kbytes
7: 4	Reserved	-	
3: 0	SDK_STRT[3:0]	R	SDK area start address, each corresponding STEP is 2 kbytes

■ Option byte for FLASH boot control

Flash memory address: 0x1FFF 0088

Production value: 0xFFFF 0000

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1 6
~nBOOT	~BOOT	Res	~BO	OT_SI	ZE										
1	0													[2:0]	
R	R												R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nBOOT1	воото.	Res	BOOT_SIZE [2:0]		ΖE										
R	R								_				R	R	R

Bit	Name	R/W	Function
31	Complemented nBOOT1	R	One's complement of nBOOT1
30	Complemented BOOT0	R	One's complement of BOOT0
29: 19	Reserved	-	-
18: 16	Complemented BOOT_SIZE [2:0]	R	One's complement of BOOT_SIZE
15	nBOOT1	R	nBOOT1, BOOT0 select chip startup mode X0: MainFlash startup mode
14	воото	R	11: Load Flash startup mode 01: SRAM startup mode
13: 3	Reserved	-	-
2: 0	BOOT_SIZE [2:0]	R	Select the Main flash section as the Load Flash area for use 000: no Load Flash area 001: 1Kbytes (0x0800 5C00~0x0800 5FFF) 010: 2Kbytes (0x0800 5800~0x0800 5FFF) 011: 3Kbytes (0x0800 5400~0x0800 5FFF) 1xx: 4Kbytes (0x0800 5000~0x0800 5FFF)

■ Option Byte for Flash WRP Address

Flash memory address: 0x1FFF 008C

Production value: 0xFFC0 003F

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res			~WRI	P[5:0]											
										R	R	R	R	R	R
15	14	13	12	11	10	9	Ω	7	6	5	1	7	0	1	0
						9	U		U	9	_	3	_	•	U
Res	<u> </u>	7	WRP	[5:0]		0									

Bit	Name	R/W	Function
31: 22	Reserved	-	-
21: 16	Complemented WRP	R	One's complement of WRP
15: 6	Reserved	-	-
5: 0	WRP	R	0: sector[y] is protected 1: sector[y] unprotected y=0 to 5

4.4.2. Flash option byte write

After reset, the bits in the FLASH_CR register associated with the option byte are write-protected. The OPTLOCK bit in the FLASH_CR register must be cleared before the option byte can be manipulated.

The following steps are used to unlock this register:

- 1) Unlock sequence to unlock write protection of FLASH_CR register.
- 2) Write OPTKEY1 = 0x0819 2A3B to the FLASH_OPTKEYR register.
- 3) Write OPTKEY2 = 0x4C5D 6E7F to the FLASH_OPTKEYR register.

Any wrong sequence locks up the FLASH_CR register until the next reset. In the case of a wrong key sequence, a bus error is detected and a Hard Fault interrupt is generated.

User option (option bytes in information Flash memory) can be protected by software by writing the OPTLOCK bit of the FLASH_CR register to prevent unwanted erase/program operations.

If software sets the Lock bit, the OPTLOCK bit is also automatically set.

Modifying user option bytes

Programming operation of the option byte is different from the operation to the main Flash memory. To modify the option bytes, the following steps are required:

- 1) Using the steps described previously to clear the OPTLOCK bit.
- 2) Check that no Flash memory operation is ongoing by checking the BSY.
- 3) Write the desired value (1~4 words) to the option bytes register FLASH_OPTR / FLASH_SDKR / FLASH_BTCR / FLASH_WRP.
- 4) Set OPTSTRT bit.
- 5) Write any 32 bit data to the main Flash memory address 0x4002 2080 (trigger a formal program operation).
- 6) Wait for the BSY bit to be cleared.

7) Wait for EOP to be pulled high, software to be cleared.

Any change to the option bytes, the hardware will first erase the entire page to the option byte, and then program the value of the FLASH_OPTR, FLASH_SDKR, FLASH_BTCR or FLASH_WRPR register to the option bytes. And, the hardware automatically calculates the corresponding complement, and programs the calculated value to the corresponding area of the option bytes.

Reload Bytes Option

After the BSY bit is cleared, all new option bytes are written into the Flash information memory, but they are not applied to the system. The read operation of the option bytes register still returns the value in the last loaded option bytes. Once they are loaded with new values, it will work on the system.

The loading of option bytes is performed in the following two cases:

- OBL_LAUNCH bit in the FLASH_CR register is set.
- After power-on reset (POR、BOR)

Loading option bytes is: read the option bytes in the information memory area, and then store the read data in the internal option registers (FLASH_OPTR, FLASH_SDKR and FLASH_WRPR).

These internal registers configure the system and can be read by software. The OBL_LAUNCH bit is set to generate a reset, so that the loading of option bytes can be carried out under the reset of the system.

Each option bit has a corresponding complement at its same doubleword address (next half word). During the loading of the option bytes, the validation of the option bit and its complement ensures that the loading was performed correctly.

If the one's complement matches, the option bytes are copied into the option register.

If the one's complement does not match, the OPTVERR status bit in the FLASH_SR register is set. Unmatched values are written to the option register:

- For user option
 - BOR_LEV is written as 000 (the lowest threshold)
 - The BOR_EN bit is written as 0 (BOR is not enabled)
 - NRST_MODE bit written to 0 (reset input only)
 - The rest of the mismatched values are written as 1
- For SDK area option, SDKR_STRT [3:0] = 0x0, SDKR_END [3:0] = 0xB, all Flash memory is set as SDK
- For FLASH boot control option
 - nBOOT1, BOOT0 bits are written as 00 (i.e. select Main flash as the startup area)
 - ➤ BOOT_SIZE bits is written as 0 (i.e. no Load Flash area)
- For the WRP option, the unmatched value is the default "no protection"

After system reset, the contents of option bytes are copied to the following option registers (readable and writable by software):

- FLASH OPTR
- FLASH SDKR
- FLASH_BTCR

■ FLASH_WRPR

These registers are also used to modify option bytes. If these registers are not modified by the user, they reflect the state of the system option.

4.5. Flash configuration bytes

Part of the interval (one page in total) of the information area of the Flash memory is used as factory config.byte.

Page 0 is stored for software to read information (only code, no one's complement code is stored):

- HSI frequency selection control value, and corresponding trimming value
- Parameter values for erasure time configuration corresponding to different frequencies of HSI
- Trimming values corresponding to different frequencies of LSI
- Trimming values corresponding to different output voltages of VREFBUF

Page 1 stores chip hardware factory information (forward and reverse code storage)

- Chip power on read verification code
- Chip hardware Trimming configuration values

For the sake of data security, the factory configuration of Page 1 Bytes are stored separately in text and reverse form.

Page Word Address **Contents** 0x1FFF 0000-0-3 UID 0x1FFF 000F 0x1FFF 0010-4-7 Reserved 0x1FFF 001F 0x1FFF 0020 8 1.2 Vrefint (Decimal with positive values in the upper 16 bits) 1 0x1FFF 0024-9-10 Reserved 0x1FFF 002B 11 0x1FFF 002C 1.5 Vrefbuf (Decimal with positive values in the upper 16 bits) 0x1FFF 0030-12-31 Reserved 0x1FFF 007F Store HSI 24 MHz frequency selection control and corresponding trimming 0x1FFF 0100 0 Store HSI 48 MHz frequency selection control and corresponding trimming 0x1FFF 0104 1 value 2 0x1FFF 0108 Reserved 3 0x1FFF 010C Reserved 4 Reserved 0x1FFF 0110 5 Store the count value of the flash low power control(FLASH_LPCR)register 0x1FFF 0114 2 6 0x1FFF 0118 Store the configuration values of the corresponding FLASH_TS0、FLASH_ 7 0x1FFF 011C TS1 and FLASH_TS3 registers at the HSI 24 MHz frequency Store the configuration values of the corresponding FLASH_TS2P and 8 0x1FFF 0120 FLASH_TPS3 registers at the HSI 24 MHz frequency Store the configuration value of the corresponding FLASH_PERTPE register 9 0x1FFF 0124

at the HSI 24 MHz frequency

Table 4-4 Factory config. byte organization

	10	0x1FFF 0128	Store the cpnfiguration value of the corresponding FLASH_SMERTPE register at the HSI 24 MHz frequency
	11	0x1FFF 012C	Store the cpnfiguration values of the corresponding FLASH_PRGTPE and FLASH_PRETPE registers at the HSI 24 MHz frequency.
	12	0x1FFF 0130	Store the configuration values of the corresponding FLASH_TS0、FLASH_TS1 and FLASH_TS3 registers at the HSI 48 MHz frequency
	13	0x1FFF 0134	Store the configuration values of the corresponding FLASH_TS2P and FLASH_TPS3 registers at the HSI 48 MHz frequency
	14	0x1FFF 0138	Store the configuration value of the corresponding FLASH_PERTPE register at the HSI 48 MHz frequency
	15	0x1FFF 013C	Store the cpnfiguration value of the corresponding FLASH_SMERTPE register at the HSI 48 MHz frequency
	16	0x1FFF 0140	Store the cpnfiguration values of the corresponding FLASH_PRGTPE and FLASH_PRETPE registers at the HSI 48 MHz frequency.
	17-31	0x1FFF 0144- 0x1FFF 017F	Reserved
	0	0x1FFF 0180	Power on read verification code 0x55AA AA55
	1	0x1FFF 0184	Power on read verification code 0xAA55 55AA
	2	0x1FFF 0188	Power on read verification code 0x55AA AA55
	3	0x1FFF 018C	Power on read verification code 0xAA55 55AA
	4	0x1FFF 0190	PMU trimming bit and its complemented bit
	5	0x1FFF 0194	PMU trimming bit and its complemented bit
	6	0x1FFF 0198	PMU trimming bit and its complemented bit
	7	0x1FFF 019C	Reserved
	8	0x1FFF 01A0	HSI 24 MHz frequency selection, trimming and its complemented bit
	9	0x1FFF 01A4	LSI 32.768 K frequency Trimming and its complemented bit
	10	0x1FFF 01A8	Reserved
	11	0x1FFF 01AC	Reserved
	12	0x1FFF 01B0	Reserved
	13	0x1FFF 01B4	Reserved
	14	0x1FFF 01B8	Flash Trimming and its complemented bit
, [15	0x1FFF 01BC	Flash Trimming and its complemented bit
3	16	0x1FFF 01C0	Flash Trimming and its complemented bit
	17	0x1FFF 01C4	Flash Trimming and its complemented bit
	18	0x1FFF 01C8	Flash Trimming and its complemented bit
	19	0x1FFF 01CC	Flash Trimming and its complemented bit
	20	0x1FFF 01D0	TS trimming and its complemented bit
	21	0x1FFF 01D4	Reserved
	22	0x1FFF 01D8	Reserved
	23	0x1FFF 01DC	Reserved
	24	0x1FFF 01E0	Reserved
	25	0x1FFF 01E4	Reserved
	26	0x1FFF 01E8	Reserved
	27	0x1FFF 01EC	Reserved
	28	0x1FFF 01F0	Reserved
	29	0x1FFF 01F4	Reserved
	30	0x1FFF 01F8	Device ID code
	31	0x1FFF 01FC	Reserved

4.5.1. HSI_TRIMMING_FOR_USER

Address: 0x1FFF 0100~0x1FFF 0104

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	H	SI_FS	[2:0]						
													R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res						HSI_TRIM[12:0]									
			R	R	R	R	R	R	R	R	R	R	R	R	R

The software needs to read data from this address, and then write to HSI_FS[2:0] and HSI_TRIM[12:0] corresponding to the RCC_ICSCR register to change the HSI frequency.

4.5.2. FLASH SLEEPTIME CONFIG

Address: 0x1FFF 0114

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13 FLAS		11 EPTIME		9	8	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 Res	0 Res

The software needs to read data from this address, and then write to [15:8] corresponding to the FLASH_SLEEPTIME register.

4.5.3. HSI_24M/48M _EPPARA0

Address: 0x1FFF 011C(24 MHz) 、 0x1FFF 0130(48 MHz)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res					TS1[9:	0]					TS	3[8:7]
							R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		7	S3[6:0]	TS0[8:0]											
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The software needs to set the HSI clock frequency according to the need, choose to read the data from the corresponding address, and then write the FLASH_TS0, FLASH_TS1, FLASH_TS3 registers to realize the configuration of the erasing and programming time required by the corresponding HSI frequency.

4.5.4. HSI_24M/48M _EPPARA1

Address: 0x1FFF 0120(24 MHz) 、 0x1FFF 0134(48 MHz)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res					7	TPS3[1	1:0]					
				R	R	R	R	R	R	R	R		R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	TS2P[8:0]														
							R	R	R	R	R	R	R	R	R

The software needs to set the HSI clock frequency according to the need, choose to read the data from the corresponding address, and then write the FLASH_TS2P and FLASH_TPS3 registers to realize the configuration of the erasing and programming time required for the corresponding HSI frequency.

4.5.5. HSI 24M/48M EPPARA2

Address: 0x1FFF 0124(24 MHz) 、 0x1FFF 0138(48 MHz)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res		ERTPE 17:16]
															R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PERTPE[15:0]														
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The software needs to set the HSI clock frequency according to the need, choose to read the data from the corresponding address, and then write it into the FLASH_PERTPE register to realize the configuration of the erasing and programming time required for the corresponding HSI frequency.

4.5.6. HSI_24M/48M _EPPARA3

Address: 0x1FFF 0128(24 MHz) \(0x1FFF 013C(48 MHz)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	SMER TPE[17:16]	
															R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SMERTPE[15:0]														
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The software needs to set the HSI clock frequency according to the need, choose to read the data from the corresponding address, and then write it into the FLASH_SMERTPE register to realize the configuration of the erasing and programming time required for the corresponding HSI frequency.

4.5.7. HSI_24M/48M _EPPARA4

Address: 0x1FFF 012C(24 MHz) 、 0x1FFF 0140(48 MHz)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res		PRETPE[13:0]												
		R	R	R	R	R	R	R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PRGTPE[15:0]														
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The software needs to set the HSI clock frequency according to the need, choose to read the data from the corresponding address, and then write it into the FLASH_PRGTPE and FLASH_PRETPE registers to realize the configuration of the erasing and programming time required for the corresponding HSI frequency.

4.5.8. LSI 32.768K/38.4K TRIMMING

Address: 0x1FFF 0144 (32.768 K) , 0x1FFF 0148 (38.4 K)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							_	-	•	•		•	_		
Res		-	Ū	LSI	 _TRIM[8	3:0]	_								

The software needs to read data from this address, and then write to LSI_TRIM[8:0] corresponding to the RCC_ICSCR register to change the LSI frequency.

4.5.9. VREFBUF 1.5V TRIMMING

Address: 0x1FFF 014C (1.5 V)

					•	,									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res		VREFE	BUF_TR	IM[4:0]											
											ם	_	7	7	J

The software needs to read data from this address, and then write to VREFBUF_TRIM[4:0] corresponding to the ADC_CR register to change the output voltage of the VREFBUF.

4.5.10. Flash USER OTP memory Bytes

Part of the information area of the flash within the chip is used as Flash USER OTP memory Bytes.

Table 4-5 USER OTP memory Bytes organization

Page	Word	Address	ddress Contents							
	0	00x1FFF 0280	Bit[31:16]:store user data Bit[15:0]: USER OTP MEMORY_LOCK							
	1	00x1FFF 0284	store user data							
	2 00x1FFF 0288		store user data							
5			store user data							
			store user data							
			store user data							
	31	00x1FFF 02FC	store user data							

This page is configured in the information area, and the program and erasure in this page area are processed using the Main flash method. Additionally, the mass erase in the Main Flash area is not valid for this area.

Set USER OTP MEMORY_ LOCK content will not be updated immediately until power on reset (POR/BOR/PDR), which will activate the protection function.

There are the following protections for this Page Write.

Table 4-6 Flash USER OTP memory Bytes write protection status

USER OTP MEMORY_LOCK	Write protection					
0xAA55	Read: allow					
UXAASS	Program and erase operation: not allowed					
Any value other than (0xAA55)	Read、program and erase operation: allow					

4.6. Flash protection

The protection of Flash main memory includes the following mechanisms:

- Software design kit (SDK) is used to protect access to specific program areas, and the granularity is 2 kbytes.
- Wrtie protection (WRP) control is used to prevent unwanted writes (due to confusion of the program memory pointer PC). The granularity of write protection is designed to be 4 kbytes.
- Option byte write protection, special unlocking design.

4.6.1. Flash software development kit (SDK) area protection

The protection area is defined by SDKR _STRT[3:0], SDKR_END[3:0] of the FLASH_SDKR register, and each bit corresponds to 2 kbytes.

Start address

FLASH memory base address + SDK_STRT[3:0] x 0x800(included)

End address

FLASH memory base address + (SDK_END[3:0]+1) x 0x800(excluded)

When SDK _STRT[3:0] is greater than SDK_END[3:0], SDK protection is invalid. When SDK _STRT[3:0] is less than or equal to SDK _END[3:0], SDK protection is effective.

In the protection effective state, when the FLASH_SDKR register is unprotected (writing SDK _STRT[3:0] is greater than SDK_END[3:0]), the hardware will first trigger mass erase (the protected program in the SDK area has been written before, and the mass erase is used to protect the program in the SDK area), and then the value of the SDK option in the Flash option byte is updated (the updated value at this time is that the SDK protection is invalid). The mass erase generated by SDK protection rewriting will also erase the Load Flash area.

At this time, the content of the FLASH_SDKR register will not be updated, until the power-on reset (POR/BOR/PDR) or OBL reset, the register content will be loaded from the SDK option in the Flash option byte into the register.

	Boot form Main Flash(CPU)								
Area	_	ser executi n Non SDK		~ .	ser executi om SDK A		Exe	Debug/ cute from	RAM
	Read	Write	Erase	Read	Write	Erase	Read	Write	Erase
Non SDK Area	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
SDK Area	No	No	No	Yes	Yes	Yes	No	No	No

Table 4-7 The relationship between access status and protection level and execution mode

4.6.2. Flash write protection

Flash can be set to be write-protected against unwanted writes. Define the control granularity of each bit of the WRP register as a write protection (WRP) area of 4 kbytes, that is, the size of 1 sector. See the description of the WRP register for details.

When the WRP area is activated, erase or program operations are not allowed. Accordingly, the mass erase function does not work even if only one area is set as write-protected.

In addition, if an attempt is made to erase or program a write-protected area, the write-protection error flag(WRPERR) of the FLASH_SR register will be set.

Note: Write protection only works on main Flash.

4.6.3. Load Flash area protection

When Load Flash is valid, erasing the selected area will be ignored, and The WRPRTERR bit of the FLASH_CR register will also be set.

Modify FLASH_ BOOT of the BTCR_ SIZE setting hardware will perform a mass erase operation on the main flash. The mass erase generated by rewriting will also erase the Load Flash area.

4.6.4. Option byte write protection

By default, Option bytes are readable and write-protected. To gain erase or program access to option bytes, the correct sequence needs to be written to the OPTKEYR register.

4.7. Flash interrupt

^{1.} Mass erase command issued from any area will erase the SDK area.

^{2.} There are two cases for executing programs from SRAM or system memory: one is Boot from, the other is boot from other memory, and the program jumps to SRAM or system memory.

Table 4-8 Flash interrupt request

Interrupt event	Event flag	Time stamp/interrupt clear method	Control bit enable
End of operation	EOP	Write EOP=1	EOPIE
Write protection	WRPERR	Write WRPERR=1	ERRIE

Note: The following events do not have a separate interrupt flag, but will generate a Hard fault:

- Sequence error of FLASH_CR register of unlock Flash memory.
- Unlock Flash option bytes write sequence error.
- Flash program operation is not aligned with 32-bit data.
- Flash erase (including page erase, sector erase and mass erase) operations do not perform 32-bit data alignment.
- To the option byte register is not aligned with 32-bit data.

4.8. Flash register description

4.8.1. Flash access control register (FLASH_ACR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	LA- TENCY														
															RW

Bit	Name	R/W	Reset Value	Function
31:1	Reserved			
0	LATENCY	RW	0	The wait state corresponding to the read operation: 0: There is no wait state for Flash read operation. 1: The Flash read operation has one wait state, which is two system clock cycles are required for each Flash read. (System clock at 48 MHz)

4.8.2. Flash key register (FLASH_KEYR)

Address offset: 0x08

Reset value: 0x0000 0000

All register bits are write-only and read as 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
KEY[31:16]															
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		>					KEY	[15:0]							
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Bit	Name	R/W	Reset Value	Function
31:0	KEY[31:0]	w	0x0000	The following values must be written consecutively to unlock the FLASH_CR register and enable the program/erase operation of the Flash KEY1: 0x4567 0123 KEY2: 0xCDEF 89AB

4.8.3. Flash option key register (FLASH_OPTKEYR)

Address offset: 0x0C

Reset value: 0x0000 0000

All register bits are write-only and read as 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	OPTKEY[31:16]														
W	W W W W W W W W W W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							OPTKE	Y[15:0]						
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Bit	Name	R/W	Reset Value	Function
31:0	OPTKEY[31:0]	W	0x0000 0000	The following values must be written consecutively to unlock the option register of the Flash and enable the program/erase operation of the option byte KEY1: 0x0819 2A3B KEY2: 0x4C5D 6E7F

4.8.4. Flash status register (FLASH_SR)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	BSY
															R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OPTV	Res	WRP	Res	Res	Res	EOP									
ERR	Kes	ERR	Kes	Kes	Kes	EOF									
RC_W1											RC_W1				RC_W1

Bit	Name	R/W	Reset Value	Function
31:17	Reserved	-	-	-
16	BSY	R	0	Busy bit This bit indicates that the operation of the Flash is in progress. This bit is set by hardware at the beginning of a Flash operation, and is cleared by hardware when the operation is completed or an error occurs
15	OPTVERR	RC_W1	0	Option and trimming bits loading validity error when the option and trimming bits and their one's complements do not match. Load unmatched option bytes, coerced to safe values. Software writes 1 to clear
14:5	Reserved			
4	WRPERR	RC_W1	0	Write protection error This bit is set by hardware when the address to be programmed/erased is in a write-protected Flash region(WRP). Write 1 to clear this bit.
3:1	Reserved	-	-	-
0	EOP	RC_W1	0	When the program/erase operation of the Flash completes successfully. This bit is only set if the EOPIE bit in the FLASH_CR register is enabled. Write 1 to clear this bit.

4.8.5. Flash control register (FLASH_CR)

Address offset: 0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LOC K	OPT LOC K	Re s	Re s	OBL_LAUN CH	Re s	ER R E	EO P EI	Re s	Re s	Re s	Re s	PGSTR T	Res	OPT STR T	Re s
RS	RS			RC_W1		RW	RW					RW		RW	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Res	Res	Re s	Re s	SER	Re s	Res	Res	Re s	Re s	Re s	Re s	Res	ME R	PER	PG
				RW									RW	RW	R W

Bit	Name	R/W	Reset Value	Function
31	Lock	RS		FLASH_CR Lock bit. Software can only set this bit. When set, the FLASH_CR register is locked. When the unlock timing is successfully given, this bit is cleared by hardware, and the FLASH_CR register is unlocked. The software should set this bit after the program/erase operation is completed. When an unsuccessful unlock sequence is given, this bit remains set until the next system reset.
30	OPTLOCK	RS		Option bytes Lock bit. Software can only set this bit. When set, the bits related to option bytes in the FLASH_CR register are locked. When the unlock timing is successfully given, this bit is cleared by hardware, and the FLASH_CR register is unlocked. The software should set this bit after the program/erase operation is completed. When an unsuccessful unlock sequence is given, this bit remains set until the next system reset.
29:28	Reserved	-	-	-
27	OBL_LAUNCH	RC_W1		Force the option bytes loading. When set, this bit forces the system to perform a reload of option bytes. This bit is only cleared by hardware when the option byte load has been completed. This bit cannot be written if the OPTLOCK bit is set. 0: Option byte loading completed 1: Option byte loading request is generated, the system resets, and the option byte is reloaded.
25	ERRIE	RW		Error interrupt enable bit, when the WRPERR bit in the FLASH_SR register is set, if this bit is enabled, an interrupt request is generated. 0: No interrupt is generated 1: An interrupt is generated
24	EOPIE	RW		End of operation interrupt enable When the EOP bit of FLASH_SR register is set, an interrupt request is generated if this bit is enabled. 0: EOP interrupt disabled 1: EOP interrupt enable
23:18	Reserved	RW		
19	PGSTRT	RW		The start bit of the program operation of the Flash main memory. Program operation of the main Flash memory, and is set by software. After the BSY bit of the FLASH_SR register is cleared, the hardware clears this bit.
18	Reserved	-	-	- Elach antion bytes modified start bit
17	OPTSTRT	RW		Flash option bytes modified start bit This bit initiates modification of option bytes. Set by software and cleared by hardware after the BSY bit in the FLASH_SR register is cleared. Note: When modifying the Flash option bytes, the hardware will automatically perform the erase operation on the entire page of 128 bytes, and then perform the program operation, which also includes the automatic writing of the two's complement code.
16:12	Reserved	-		
11	SER	RW		4 kbyte Sector erase operation 0: Sector erase operation of Flash is not selected 1: Select the sector erases operation of Flash Note: 1) Sector erase will not work on Flash information memory. 2) Sector erase has no effect on areas set to WRP.
10:3	Reserved	-	_	-
10.0	110001760			

Bit	Name	R/W	Reset Value	Function
2	MER	RW		Mass erase operation 0: Mass erase operation of Flash is not selected 1: Select the mass erases operation of Flash Note: Mass erase will not work on Flash information memory.Mass erase does not work when WRP is set
1	PER	RW		Page erase operation 0: Page erase operation of the Flash is not selected 1: Select the page erase operation of Flash
0	PG	RW		Program operation 0: Program operation of Flash is not selected 1: Select the program operation of Flash

4.8.6. Flash option register (FLASH_OPTR)

Address offset: 0x20

Reset value: 0x0000 xxxx.

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash in formation memory and written to the corresponding option bit of the register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	NRST_ MODE	SWD_MODE	IWDG _SW	BOF	R_LEV	[2:0]	BOR_ EN)			Rese	erved			
	RW	RW	RW	RW	RW	RW	RW								

Bit	Name	R/W	Function
31: 15	Reserved	-	
14	NRST_MODE	RW	NRST_MODE SWD_MODE
			0 X: PCO: NRST PB6: SWD
13	SWD_MODE	RW	1 0: PCO: GPIO PB6: SWD
			11: PCO: SWD PB6: GPIO
12	IWDG_SW	RW	0: Hardware watchdog
12	IVVDG_3VV	NVV	1: Software watchdog
			000: BOR rising threshold is 1.8 V, falling threshold is 1.7 V
	1.0		001: BOR rising threshold is 2.0 V, falling threshold is 1.9 V
			010: BOR rising threshold is 2.2 V, falling threshold is 2.1 V
11: 9	DOD 1 EV/(2,01	RW	011: BOR rising threshold is 2.4 V, falling threshold is 2.3 V
11. 9	BOR_LEV[2:0]	KVV	100: BOR rising threshold is 2.6 V, falling threshold is 2.5 V
			101: BOR rising threshold is 2.8 V, falling threshold is 2.7 V
			110: BOR rising threshold is 3.0 V, falling threshold is 2.9 V
			111: BOR rising threshold is 3.2 V, falling threshold is 3.1 V
			BOR enable
8	BOR_EN	RW	0: BOR is not enabled
			1: BOR is enabled, BOR_LEV works
7: 0	Reserved	-	-

4.8.7. Flash SDK address register (FLASH_SDKR)

Address offset: 0x24

Reset value: 32'b0000 0000 0000 0000 000X XXXX 000X XXXX.

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Res														
15	14	13	12	11	10	۵	0	7	e	E	А	2	2	4	Λ
10	14	13	12		10	9	0	- 1	O	3	4	3			U
Res	Res	Res	Res			D[3:0]	0	Res	Res	Res	Res	3	SDK_S	STRT[3	:0]

Bit	Name	R/W	Function
31: 12	Reserved	-	-
11: 8	SDK_END[3:0]	RW	SDK area end address, each corresponding STEP is 2kbytes
7: 4	Reserved	-	-
3: 0	SDK_STRT[3:0]	RW	SDK area start address, each corresponding STEP is 2kbytes

4.8.8. FLASH boot control (FLASH_BTCR)

Address offset: 0x28

Reset value: 32'b0000 0000 0000 0000 XX00 0000 0000 0XXX。

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash information memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nBOOT	BOOT0	Res	ВО	OT_SI	ZE										
1														[2:0]	
RW	RW												R	R	R
1200	1000												W	W	W

Bit	Name	R/W	Function					
31: 16	Reserved	-	-					
15	nBOOT1		nBOOT1, BOOT0 select chip startup mode X0: MainFlash startup mode					
14	воото	RW	11: Load Flash stratup mode 01: SRAM stratup mode					
13: 3	Reserved	-	-					
2: 0	BOOT_SIZE [2:0]	RW	Select the Main flash section as the Load Flash area for use 000: no Load Flash area 001: 1Kbytes (0x0800 5C00~0x0800 5FFF) 010: 2Kbytes (0x0800 5800~0x0800 5FFF) 011: 3Kbytes (0x0800 5400~0x0800 5FFF) 1xx: 4Kbytes (0x0800 5000~0x0800 5FFF)					

4.8.9. Flash WRP address register (FLASH_WRPR)

Address offset: 0x2C

Reset value: 0x0000 XXXX

After the power-on reset (POR/BOR/OBL_LAUNCH) is released, the corresponding value is read from the option bytes area of the Flash in formation memory and written to the corresponding option bit of the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							_	_	_	_		_			_
Res			WRF	[5:0]											

Bit	Name	R/W		Function
31: 6	Reserved	1	-	
5: 0	WRP	RW	sector[y] is protected sector[y] unprotected y=0 to 5	

4.8.10. Flash sleep time configuration register (FLASH_STCR)

Address offset: 0x90

Reset value: 0x0000 6400

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13				9	8	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 Res	0 SLEEP_EN

Bit	Name	R/W	Reset Value	Function
31: 8	Reserved	-	-	-
15: 8	SLEEP_TIME	RW	0x64	FLASH sleep time count (counter based on HSI_10M clock) When the system clock selects LSI or LSE, in order to obtain more optimized power consumption in Run mode, which can use the function of this register (it is only recommended to use this function when LSI or LSE is the system clock). When this function is enabled, the time width of the Flash in the Sleep state in each half system clock low period is: thisl_10M * SLEEP_TIME Note: thisl_10M is the period of HSI_10M. To ensure the correct Flash function, the maximum setting value of this register is recommended to be set to 0x28.
7: 1	Reserved	-	-	-
0	SLEEP_EN	RW	0	FLASH Sleep enable 1: Enable Flash sleep 0: Disable Flash sleep

4.8.11. Flash TS0 register (FLASH_TS0)

Address offset: 0x100

Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res					TS0										

| | | | RW |
|--|--|--|----|----|----|----|----|----|----|----|----|

Bit	Name	R/W	Reset Value	Function
31: 9	Reserved	-	-	-
8: 0	TS0	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 011C 48 MHz calibration value storage address: 0x1FFF 0130

4.8.12. Flash TS1 register (FLASH_TS1)

Address offset: 0x104
Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res					T:	S1				
						RW									

Bit	Name	R/W	Reset Value	Function
31: 10	Reserved	-	-	-
9: 0	TS1	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 011C 48 MHz calibration value storage address: 0x1FFF 0130

4.8.13. Flash TS2P register (FLASH_TS2P)

Address offset: 0x108 Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7	6	5	4 TS	3 32P	2	1	0

Bit	Name	R/W	Reset Value	Function
31: 9	Reserved	-	-	-
8: 0	TS2P	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 0120 48 MHz calibration value storage address: 0x1FFF 0134

4.8.14. Flash TPS3 register (FLASH_TPS3)

Address offset: 0x10C

Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	42	40	4.4	40	^	0	7	2	F	4	2	7	4	Λ
13	14	13	12	11	10	9	0	1	О	Э	4	3			U
Res	Res	Res	Res	- 11	10	9	0	1	TP	S 3	4	3	2		U

Bit	Name	R/W	Reset Value	Function
31: 12	Reserved	-	-	-
11: 0	TPS3	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 0120 48 MHz calibration value storage address: 0x1FFF 0134

4.8.15. Flash TS3 register (FLASH_TS3)

Address offset: 0x110

Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7	6	5	4	3	2	1	0

Bit	Name	R/W	Reset Value	Function
31: 9	Reserved	-	-	-
8: 0	TS3	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 011C 48 MHz calibration value storage address: 0x1FFF 0130

4.8.16. Flash page erase TPE register (FLASH_PERTPE)

Address offset: 0x114

Reset value: 0x0001 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	PE	RTPE								
														RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PE	RTPE							
RW	RW	RW	RW	RW	RW	RW	RW								

Bit	Name	R/W	Reset Value	Function
31: 18	Reserved	-	-	-
17: 0	PERTPE	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address:

Bit	Name	R/W	Reset Value	Function
				24 MHz calibration value storage address: 0x1FFF 0124
				48 MHz calibration value storage address: 0x1FFF 0138

4.8.17. FLASH SECTOR/MASS ERASE TPE Register (FLASH_SMERTPE)

RW

Address offset: 0x118
Reset value: 0x0001 xxxx

RW

RW RW

RW RW

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	SN	/IERTPE								
														RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								45.0	_						

RW RW

RW

RW

RW

RW RW

RW

Bit	Name	R/W	Reset Value	Function
31: 18	Reserved	-	-	-
17: 0	SMERTPE	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 0128 48 MHz calibration value storage address: 0x1FFF 013C

4.8.18. FLASH PROGRAM TPE register (FLASH_PRGTPE)

RW RW

Address offset: 0x11C

Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PRO	TPE							
RW															

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	-
15; 0	PRGTPE	RW	0x XXXX	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24 MHz calibration value storage address: 0x1FFF 012C 48 MHz calibration value storage address: 0x1FFF 0140

4.8.19. FLASH PRE-PROGRAM TPE Register (FLASH_PRETPE)

Address offset: 0x120

Reset value: 0x0000 xxxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13	12	11	10	9	8	7 PRETE	6 PE[13:0]	5	4	3	2	1	0

Bit	Name	R/W	Reset Value	Function
31: 14	Reserved	-	-	-
13: 0	PRETPE	RW	0x12C0	The software reads the data stored at the corresponding address in the information area and writes it to the corresponding register to achieve the configuration of the erasure time required for the corresponding HSI frequency. Save in Flash at the following address: 24MHz calibration value storage address: 0x1FFF 012C 48 MHz calibration value storage address: 0x1FFF 0140

	3.20.	F	las	sh	re	gis	te	r m	nap	opi	ng	J																					
O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0 x 0	FLAS H_AC R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LATENCY
0	Reset value																														1		0
0 x	FLAS H_KE							K	EY[3	31:16]													KE	Y[15	5:0]							
0 8	YR Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	FLAS H_OP TKEY R							OP.	TKE	Y[31:	16]													ОРТ	KEY	[15:0]						
č	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 1	FLAS H_SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BSY	OPTVERR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WRPERR	Res.	Res.	Res.	EOP
0	Reset value																0	0											0				0
0 x 1 4	FLAS H_CR	LOCK	OPTLOCK	Res.	Res.	OBL_LAUNCH	Res.	ERRIE	EOPIE	Res.	Res.	Res.	Res.	PGSTRT	Res.	OPTSTRT	Res.	Res.	Res.	Res.	Res.	SER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MER	PER	PG
4	Reset	0	0			0								0		0						0									0	0	0
0 x 2 0	ralue FLAS H_OP TR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	NRST_MODE	SWD_MODE	IWDG_SW		BOR_LEV [2:0]		BOR_EN				Doo				
	Reset					4													Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X
0 x	ralue FLAS H_SD	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		K_E 1			Res.	Res.	Res.	Res.			TRT[
2 4	KR Reset value																					Х	Х	Х	Х					Х	Х	Х	Х
0 x 2	FLAS H_BT CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	N B O O T1	B O O T 0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BO ZE	OT_S	SI
8	Reset value																	0	0												0	0	0
0 x	FLAS H_W	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	WF	RP[5:	0]			
2 C	RPR Reset value																				~	~	~	~	<u>~</u>			Х	Х	Х	Х	Х	Х
0 x 9	FLAS H_ST CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		s	LEE	P_TII	ME[7	:0]			Res.	Res.	Res.	Res.	Res.	Res.	Res.	SLEEP_EN
0	Reset value																	0	1	1	0	0	1	0	0								0
0 x 1	FLAS H_TS 0	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				TS0	[8:0]			
0	Reset value																									Х	Х	Х	Х	Х	Х	Х	Х
0 x 1	FLAS H_TS 1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				TS	S1[8:	0]			

O ff	Reg-	31	30	29	28	27	26	25	24	23	22	73	20	19	18	17	16	15	14	13	12	7	10	6	8	7	9	5	4	3	2	1	0
s et	ister																																
0	Reset																								Х	Х	Х	Х	Х	Х	Х	Χ	Χ
0	value FLAS		_			_		_			-	-						-				-							<u> </u>				
X	H_TS	Res	Res	Res	Res	Res	Res	Res	Res.	Res.	Res	Res.	Res.	Res.	Res	Res.	Res	Res	Res.	Res	Res.	Res.	Res.	Res	Res				TS2F	0:8]]		
1	2P Reset																									.,	.,	.,	- L	.,	\ \	.,	
8	value																								Х	Х	Х	Х	Х	Х	Х	Х	Х
0 x	FLAS H TP	Res.	es.	es.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				FI A	ASH	TPS	33[11	.01			
1	S3	2	Ř	N.	2	ď	N.	ď	2	2	R	R	R	R	K	K	K	2	R	2	2	ď								.01			
0 C	Reset value																						Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ
0	FLAS	ró.	ιó	0.	(ó	ri.	(0	ri.	(ó	ró.	.0	ró.	có.	ri.	0.	0.	ιń	ró.	ró.	()	0.	ró.		ri.	ró.				!		I		
X 1	H_TS 3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.	Res.	Res.	Res.	Res	Res.	Res.	Res				TS3	[8:0]			
1	Reset																							Х	Х	Х	Х	Х	x	X	Х	Х	Х
0	value																ш							^	^	^	^	^		Λ,	^	^	^
0 x	FLAS H PE	Res.	Res.	Res.	Res.	Res.	Res.	Res.	o,	· ·	ý.	ró.	ró.	(0			ᆵ																
1	RTPE	0							0	0	0	Ď	Ď	Õ	Ö	0	7							WI	RP[1	7:01							
	KIIL		œ	E.	000	2	X.	8	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PERTPE							WI	RP[1	7:0]							
1 4	Reset		R	X	~	ď	R	Re	Re	Re	Re	Res	Res	Res	Res	X	X PERT	X	Х	Х	X	X	Х	X	_	7:0] X	X	X	x	х	×	x	X
	Reset value FLAS															Х		Х	Х	Х	Х	Х	Х		-		X	x	x	x	Х	Х	Х
0 x	Reset value		Res. R	Res. R												Х		Х	Х	х	X	X		Х	-	x	X	х	X	X	X	х	Х
0	Reset value FLAS H_SM ERTP E	Res.	es.	es.	Res. R	Res.	Res. Re	Res. Re	Res.	Res.	Res. Re	Res. Res		Res. Res	Res. Res			X	Х	Х	Х	X		Х	X	x	×	X	x	x	X	X	X
0 x 1	Reset value FLAS H_SM ERTP		es.	es.												Х		X	X	X	X	X		X ERT	X	x	×	X	X	x	X	x	X
4 0 x 1 1 8	Reset value FLAS H_SM ERTP E Reset value FLAS	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	X Res.	X		I				SM	X ERT	X PE[1	7:0]	X						
4 0 x 1 1 8	Reset value FLAS H_SM ERTP E Reset value		es.	es.							Res.	Res.				Res.	Х		I				SM	X ERT	X PE[1	7:0]	X						
0 x 1 1 8 0 x 1 1	Reset value FLAS H_SM ERTP E Reset value FLAS H_PR GTPE Reset	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	X Res.	X		I				SM	X ERT	X PE[1	7:0]	X						
0 x 1 1 8 0 x 1 1 1 C	Reset value FLAS H_SM ERTP E Reset value FLAS H_PR GTPE Reset value	Res.	. Res. Res.	. Res.	Res. Res.	. Res. Res.	Res. Res.	Res.	. Res.	Res. Res.	Res. Res.	. Res. Res.	Res. Res.	Res. Res.	. Res. Res.	Res. X	X X	X	X	X	x	X	SM	X ERT X PRG	X PE[1 X TPE	7:0] X [15:0	x]	x	X	X	Х	х	X
4 0 x 1 1 8 0 x 1 1 C	Reset value FLAS H_SM ERTP E Reset value FLAS H_PR GTPE Reset value FLAS H_PR FLAS H_PR FLAS H_PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res. Res.	Res.	Res. Res.	Res.	Res.	X Res.	X	X	X	X	x	X	SM	X ERT X PRG	X PE[1 X TPE X	7:0] X [15:0	x l x	x	X	X	Х	х	X
0 x 1 1 8 0 x 1 1 C 0	Reset value FLAS H_SM ERTP E Reset value FLAS H_PR GTPE Reset value FLAS	Res.	. Res. Res.	. Res.	Res. Res.	. Res. Res.	Res. Res.	. Res.	. Res.	Res. Res.	Res. Res.	. Res. Res.	Res. Res.	Res. Res.	. Res. Res.	Res. X	X X	X	X	X	x	X	SM	X ERT X PRG	X PE[1 X TPE X	7:0] X [15:0	x l x	x	X	X	Х	х	X

5. Power control

5.1. Power supply

5.1.1. Power block diagram




Figure 5-1 Power block diagram

Table 5-1 Power block

Num- bering	Power supply	Power value	Description
1	VCC	1.7 V~5.5 V	Provide power to the chip through the power pin, and its power supply module is a partial analog circuit.
2	VCCA	1.7 V~5.5 V	Provide power to most of the analog modules from VCC PAD (a separate power supply PAD can also be designed).
3	VCCIO	1.7 V~5.5 V	Power supply to IO, from VCC PAD

5.2. Voltage regulator

The microcontroller designs two voltage regulators:

- Main regulator (MR) keeps working when the chip is in normal operating state.
- Low power regulator (LPR) provides a lower power consumption option in stop mode.

In run mode, MR keeps working, outputs is 1.2 V, and LPR is turned off

In stop mode, power can be supplied from MR or LPR as determined by software.

5.3. Dynamic voltage value management

This project defines two voltage ranges:

■ Range 1: High performance range

The typically output of MR is 1.2V (VDD), and the system clock frequency can run as fast as 24 MHz.

■ Range 2: Low power range

Only in stop mode, it is allowed to enter the low power range, and the range only works for LPR.

5.4. Power monitoring

5.4.1. Power-on reset (POR)/power-down reset (PDR)/brown-out reset (BOR)

The POR/PDR module is designed in the chip and placed under the VDD power domain to provide power-on and power-off reset for the chip. The module keeps working in all modes.

In addition to POR/PDR, BOR (brown out reset) is also implemented. BOR can only be enabled and

disabled through the option byte.

When the BOR is turned on, the BOR threshold can be selected by the option byte, and both the rising and falling detection points can be configured individually.




Figure 5-2 POR/PDR/BOR threshold

6. Low-power control

By default, the chip enters normal operating mode after system or power reset. When the CPU does not require continuous operation, the chip can enter a low-power mode, for example, when waiting for external events. Software can compromise between power consumption, wake-up time, and wake-up source.

6.1. Low-power mode

6.1.1. Introduction to low-power modes

The chip has two low-power modes outside of its normal operating mode:

- Sleep mode: The CPU clock is off, NVIC, Sys Tick, peripherals can be configured to keep working. (It is recommended to enable only the modules that must work, and close the modules after the modules work).
- **Stop mode**: In this mode, the contents of SRAM and registers are maintained, the HSI and HSE are turned off.
- **Deep Stop mode**: In this mode, the contents of SRAM and registers are maintained, the HSI and HSE are turned off.

In stop mode, LSI, LSE, LPTIMER, etc. can remain operational. Please refer to the table below for the specific working conditions of each module in this mode.

In stop mode, the corresponding of VR state can be controlled by software and set to MR or LPR power supply. When LPR is powered, the power consumption greatly reduced, but the wake-up time is longer. When maintaining MR power supply, the chip consumes a lot of power but has the ability to quickly wake up for several cycles.

In addition, in run mode, the power consumption can be reduced by the following methods:

- Decrease system clock frequency
- For unused peripherals, turn off peripheral clocks (system clock and module clock)

Voltage regulator Wake-up Effects on the Mode **Entry** Wake up LPR clock clock MR WFI or Return The CPU clock Any interruptipn from ISR Sleep is off and has Same as beno effect on (sleep-now On (1) off fore entering or sleep-onother clocks WFE Wakeup event sleep mode exit) and clock sources HSI Off. LSI and LSE SLEEPDEEP can be bit **HSISYS** turned on or off. Software config-1.WFI or **HSI** maintains LPTIMER, urable switch, if Softthe frequency 2. Return IWDG: the switch is Any EXTI line conware Whether it is Stop/Deep from ISR or configuration configured as figured to wake Configu-Stop 3.WFE before entering configured by on, then the outup,IWGD,NRST ration stop and does put voltage Note: The syssoftware or not. Switch tem clock cannot divide the Low-power 1.2/1.0V can be not select LSI or frequency configured wakeup LSE some modules such as RCC keep working.

Table 6-1 Low power mode switch

Mode	Entry	Wake up	Wake-up	Effects on the	Voltage re	egulator
wode	Entry	wake up	clock	clock	MR	LPR
				Clocks of the remaining modules are turned off.		

The software must configure the VR state as MR mode to enter sleep mode

6.1.2. Functions in each working mode

Table 6-2 Functions in each working mode (1)

Peripheral	Run	Sleep		Stop
Penpheral	Kuli	Sieep	VR@LPR or VR@MR	Wakeup ability
CPU	Υ	-	-	-
Flash memory	Υ	Υ	_ (2)	-
SRAM	Υ	O (3)	_ (4)	-
Brown-out reset (BOR)	Y	Y	0	0
PVD	0	0	0	0
HSI	0	0	-	-
HSE	0	0	-	-
LSI	0	0	0	-
LSE	0	0	0	-
LSE Clock Security System (CSS)	0	0	0	0
USART1	0	0		-
USART2	0	0	-	-
I2C	0	0	-	-
SPI1	0	0	-	-
SPI2	0	0	-	-
ADC	0	0	-	-
COMP1/COMP2	0	0	0	0
Temperature sensor	0	0	-	-
Timers(TIM1/TIM14)	0	0	-	-
LPTIM	0	0	0	0
IWDG	0	0	0	0
SysTick timer	0	0	-	-
CRC	0	0	-	-
GPIOs	0	0	0	0

- 1. Y = Yes (enable), O = Optional (default disabled, can be enabled by software), = Not available.
- 2. Flash is not powered off, but no clock is provided, and it enters the lowest power consumption state.
- 3. SRAM clock can be turned on or off.
- 4. SRAM is not powered off, but no clock is provided, and it enters the lowest power consumption state.
- 5. Before entering stop mode, if LSE CSS is enabled, when a problem with LSE CSS, it will wake up the system and enter the NMI interrupt.

6.2. Sleep mode

6.2.1. Entering sleep mode

The sleep mode is entered by executing the WFI (wait for interrupt) or WFE (wait for event) instructions. Two option are available to select the sleep mode entry mechanism, depending on the SLEEPONEXIT bit in the Cortex M0+ System Control Register.

- Sleep-now: If the SLEEPONEXIT bit is 0, to enter sleep mode as soon as WFI or WFE instruction is excuted.
- Sleep-on-exit: If the SLEEPONEXIT bit is 1, to enter sleep mode as soon as it exits the low priority ISR.In the sleep mode, all IO pins keep the same state as in the run mode.

6.2.2. Exiting sleep mode

If the WFI instruction is used to enter sleep mode, any peripheral interrupt acknowledged by NVIC can wake up the device from sleep mode.

If the WFE instruction is used to enter sleep mode, the chip exits sleep mode as soon as an event occurs. The wakeup events can be generated in the following ways:

- Enable interrupts in the peripheral control register but not in the NVIC, and enabling the SEVONPEND bit in the Cortex M0+. When the chip wakes up from WFE and continues execution, the peripheral interrupt pending bit and the peripheral NVIC IRQ channel pending bit (in the NVIC interrupt clear pending register) must be cleared.
- Or configuring an external or internal EXTI line in event mode. When the CPU wakes up from WFE and continues execution. it is not necessary to clear the peripheral interrupt pending bit or the NVIC IRQ channel pending bit corresponding to the event line is not set.
- This mode offer the shortest wakeup time, and no time is wasted in interrupt entry and exit.

Sleep-now	Description
	WFI(Wait for Interrupt) or WFE(Wait for Event) while:
Mode entry	SLEEPDEEP = 0 and
_	SLEEPONEXIT = 0
Mode exit	Enter the sleep mode through WFI, the exit method is: interrupt.
Mode exit	Enter the sleep mode through WFE, the exit method is: wakeup event.
Wakeup latency	None

Table 6-3 Sleep-now

Sleep-on-exit	Description
Mode entry	WFI while: SLEEPDEEP = 0 and SLEEPONEXIT = 1
Mode exit	Interrupt
Wakeup latency	None

6.3. Stop mode

The stop mode is based on the Cortex-M0+ Deepsleep mode combined with peripheral clock gating, The voltage regulator(VR) can be configured either in MR or Low-power mode. In stop mode, HSI and HSE are turned off, SRAM and register contents are kept in a state, LSI, LSE, LPTIMER, IWDG can be configured by software whether to work, low-power wake-up and partial RCC logic maintenance work, the clock inputs to the digital blocks of the remaining V_{CORE} domains are turned off. In the stop mode, all I/O pins keep the same state as in Run mode.

6.3.1. Entering stop mode

To further reduce power consumption in stop mode, when PWR_CR.LPR = 1, VR can enter LPR to supply power.

If Flash memory programming is ongoing, the stop mode entry is delayed until the memory access is finished (the BSY bit of the FLASH_SR register is read by software to determine whether the current erase and program operations have been completed).

If an access to the APB domain is ongoing, the stop mode entry is delayed until the APB access is finished (controlled by software).

6.3.2. Exiting Stop mode

When exiting stop mode by issuing an interrupt or a wakeup event, the HIS oscillator is selected as system clock.

In stop mode, if VR is in LPR state, there is an additional stabilization delay for wakup in stop mode. In stop mode, if VR is in MR state, the current consumption will be large, but the wakeup time will be reduced.

Table 6-5 stop mode

Stop mode	Description
Mode entry	WFI (wait for interrupt) or WFE (wait for event) while:
Mode exit	If using WFI to enter stop mode: - Any EXTI Line configured in interrupt mode (the corresponding EXTI interrupt vector must be enabled in the NVIC). If using WFE to enter stop mode: - Any EXTI Line configured in event mode. - Interrupt pending bit when the CPU SEVONPEND bit is set.
Wakeup latency	MR from LPR wakeup time+HIS wakeup time+FLASH wakeup time

6.4. Decreasing system clock frequency

In run mode, the frequency divided of the system clock (SYSCLK, HCLK, PCLK) can be reduced through the prescaler register configuration. These prescalers can also be used to reduce the frequency of peripherals before entering sleep mode.

When the system runs at a lower frequency (32.768 kHz), to obtain less power consumption, software can set the drive capability configuration bit of the voltage regulator (MR) (PWR_CR1 register BIAS_CR [3:0]), which greatly reduces the power consumption of MR itself. But it should be noted that the system clock frequency should be reduced first, and then the driving capability of the MR should be adjusted. On the contrary, when exiting the lower frequency and entering the higher operating frequency, it need increase the driving capacity of the MR first, and then change the operating frequency of the system clock.

6.5. Peripheral clock gating

In run mode, the AHB clock (HCLK) and APB clock (PCLK) for individual peripherals and memories can be stopped at any time to reduce power consumption.

To reduce the power consumption in sleep mode, peripheral clocks can be stopped before executing WFI or WFE instructions.

6.6. Power management register

The peripheral 's registers can be accessed through half-word or word.

6.6.1. Power control register 1 (PWR_CR1)

Address offset: 0x00

Reset value: 0x0007 0000(reset by POR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R es	R es	Res	Res	R es	R es	Re s	Re s	R es	R es	R es	Res	HSI ON CT RL	SRAM_RET _DLP	SRAM_ RET	R es	
												RW	RW	RW	R W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LF	PR	FLS_ TIME		R es	R es	Re s	Re s	R es	R es	R es	BIAS_CR _SEL		BIAS_CR[3:0]		
R'	W	R'	W								RW		RW			

Bit	Name	R/W	Reset Value	Function
31:20	Reserved	-	-	Reserved
19	HSION_CTRL	RW	0	HSI turns on time control when wakeup from stop mode. 0: After waiting for MR to stabilize, enable HIS. 1: Turn on the VR, as well as enable HSI when wakeup
18	SRAM_RETV_DLP	RW	1'b1	SRAM retention voltage control in Deep Stop mode 1: SRAM voltage is the same as the digital LDO output; 0: SRAM voltage is low
17	SRAM_RETV	RW	1'b1	SRAM retention voltage control in stop mode 1: SRAM voltage is consistent with digital LDO output. 0: SRAM voltage is the low.
15:14	LPR		0	Low power regulator VR_LPR_CR=2'b00, MR mode (default set) VR_LPR_CR=2'b01, Low Power Run mode VR_LPR_CR=2'b10, Deep Low Power Run mode VR_LPR_CR=2'b11, Reseved
13:12	FLS_SLPTIME	RW	2'b00	Wakeup sequence from stop mode, after the HSI is stable, a waiting time is required before the Flash operation. 2'b00: 5us 2'b01: 2us 2'b10: 3us 2'b11: 0us Note: When this register is set to 2'b11, it means that the program is executed from SRAM instead of Flash after wakeup. And the program guarantees that Flash will not be accessed within 3 us after waking up the execution program.
11:5	Reserved	-	-	Reserved
4	BIAS_CR_SEL	RW	0	Select the MR bias current from the configuration of the BIAS_CR register or from the loading of the Factory config.bytes area of the information memory. 0: Select the load from the Factory config.bytes area 1: Select from BIAS_CR register
3:0	BIAS_CR	RW	4'b0000	MR bias current configuration. 4'b0000:

6.6.2. PWR register map

Of fs et	Reg iste r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	0
0x 00	PW R_C R1	Res.	HSION_CTRL	Res.	SRAM_RETV	Res.	Res.	LPR	EIS SI DTIME(1-01	L3_3LF IIVIE[MRRD TIME[1:0]		Res.	Res.	Res.	Res.	Res.	BIAS_CR_SEL		BIAS_CR[3:0]												
	Re- set valu e													0		1			0	0	0								0	0	0	0 0

7. Reset

There are two types of resets defined as power reset and system reset.

7.1. Reset source

7.1.1. Power reset

A power reset sets all registers to their reset value, which occurs in the following situations:

- Power on/Down reset (POR/PDR)
- Brown-out reset (BOR)

7.1.2. System reset

A system reset sets most registers to their reset values, except some special registers, such as the reset flag register.

A system reset generates when the following events occur:

- Reset of NRST pin
- Independent watchdog reset (IWDG)
- SYSRESETREQ software reset
- Option byte load reset (OBL)
- Power reset (POR/PDR, BOR)

The reset source can be identified by checking the reset flag bits of the RCC_CSR register.

7.1.3. NRST pin (external reset)

By loading the option byte (NRST_MODE bit), the NRST pin can be configured in the following modes (see option byte description for specific configuration):

Reset input

In this mode, any valid reset signal on the NRST pin is passed to the internal logic, but the reset generated inside the chip is not output on the NRST pin.

In this configuration mode, the PC0 function of the GPIO is invalid.

There is burr filtering for NRST pin. The design ensures that NRST must meet the minimum width of 20 us, and the signal less than this width will be filtered out.

■ GPIO

In this mode, the PIN can be used as a standard GPIO, like PC0. The reset function on the pin does not work. Resets are only generated internally by the chip and cannot be passed to the pin.




Figure 7-1 Simplified diagram of the reset circuit

7.1.4. Watchdog reset

See independent watchdog for details.

7.1.5. Software reset

A software reset can be achieved by setting the SYSRESETREQ bit in the ARM M0+ interrupt and reset control register.

7.1.6. Option byte loader reset

By configuring FLASH_CR.OBL_LAUNCH = 1, the software generates an option byte load reset, thereby starting the option byte load again.

8. Clock

8.1. Clock source

8.1.1. High-speed external clock (HSE)

The high-speed external clock can be generated from two sources:

- External clock input from PA6.
- PA6 automatically enables the input of the I/O when the external clock signal is enabled,and PA6 is prohibited from being used as GPIO.

8.1.2. Low-speed external clock (LSE)

The low-speed external clock (LSE) can be generated from two sources:

- Through an external crystal, with the internal start-up circuit, a clock signal of 32.768 kHz is generated.
- Input high-speed clock source directly from external.

LSERDY flag in the RCC_BDCR register shows whether the LSE is stable.LSE can be turned on or off by the LSEON bit.The drive capability can be adjusted via LSEDRV[1:0] to obtain a compromise between robustness and short startup time.

External clock source (LSE bypass)

In this mode, an external clock source is provided. This mode is selected by software through the LSEBYP and LSEON bits of RCC_CR.

8.1.3. High-speed internal clock (HSI)

The high-speed internal clock is the most important source of the chip system clock. The center frequency of the HSI clock source is designed to be 24 MHz and 48 MHz.

8.1.4. Low-speed internal clock (LSI)

The low-speed internal clock, as the clock for IWDG and LPTIM, and as the system clock when the chip is running at low speed. The clock center frequency is designed at 32.768 kHz and 38.4KHz.

8.2. Clock tree




Figure 8-1 System clock structure

8.3. Clock security system (CSS)

The clock security system can be activated by software. In this case, the clock detection is enable after the LSE oscillator startup delay, and disabled when this oscillator is stopped.

If a failure is detected on the LSE clock, the LSE oscillator is automatically disable, a clock failure event is sent to the break input of advanced-control timer (TIM1) and General-purpose timer (TIM14) and an interrupt is generated to inform the software of the failure (Clock Security System Interrupt CSSI), which allows the MCU to perform rescue operations. CSSI is linked to the Cortex-M0+ NMI (Non-maskable interrupt) exception vector.

Note: Once the CSS is enabled and if the LSE clock fails, the CSS interrupt occurs and an NMI is automatically generated. The NMI will be executed indefinitely unless the CSS interrupt pending bit is cleared. Therefore, in the NMI processing programs, it is necessary to clear the CSS interrupt by setting the CSSC bit in the clock interrupt register (RCC_CICR).

If the LSE oscillator is used directly or indirectly as the system clock, a detected failure cause a switch of the system clock to the LSI oscillator and the disabling of the LSE oscillator.

8.4. Clock-out capability

In order to facilitate board-level applications, save BOM costs and debug requirements, the chip needs to provide a clock output function. That is, the divided MCO signal in the following table is used to realize the clock output function through the multiplexing function of GPIO.

Table 8-1 Output clock selection

Clock source	MCO output clock source	
HSI	$\sqrt{}$	
SYSCLK	$\sqrt{}$	
HSE	$\sqrt{}$	
LSE	$\sqrt{}$	
LSI		

Note: When switching the MCO clock source and selecting the GPIO AF function as the initial stage of the MCO, the MCO may generate glitches, and this period of time needs to be avoided.

8.5. Internal and external clock calibration with TIM14

Due to factors of temperature, voltage, process and production, the frequency of internal clock sources (such as HSI, LSI, etc.) drifts. Therefore, it is necessary to take some necessary measures to calibrate the frequency drift according to the change of the external working environment of the system.

The basic idea of clock drift processing is: when the external environment of the system changes, the internal clock of the chip is dynamically measured in real time to detect and find problems. Then, the trimming parameters of the internal clock are fine-tuned by software to achieve the purpose of dynamic calibration.

8.5.1. HSI calibration

HSI clock calibration is divided into two parts: clock detection and clock calibration.

Clock measurement

The rationale is based on relative measurements (such as the ratio of HSI/LSE), and the accuracy is closely related to the ratio of the two clock sources. The higher the ratio, the better the measurement.

HSI clock counts between consecutive edges of the LSE signal. Using the high accuracy (ppm level) of the LSE, the user can measure the clock frequency with the same resolution and can compensate for production, process, temperature and voltage related frequency deviations by fine-tuning the clock source.

HSI oscillators have dedicated calibration bits for this purpose and are user accessible. If LSE is not available, select HSE/32 for the most accurate calibration possible. The frequency of the HSI is measured by capturing the signal through the channel 1 input of the TIM14.




Figure 8-2 Frequency measurement with TIM14 in capture mode

The input capture channel of TIM14 can be a GPIO or an in-chip clock. The selection of these clocks is implemented through the TI1_RMP [1:0] register of TIM14_OR. The four options are as follows:

- > TIM14 channel 1 is connected to GPIO
- TIM14 channel 1 is connected to HSE/32 Clock
- TIM14 channel 1 is connected to MCO (Microcontroller clock output)

Clock division

Once the abnormality of HSI clock is detected, it will notify the software to deal with it through interrupt. The software achieves the purpose of dynamic calibration by fine-tuning the trimming parameters of the internal clock.

Connect LSE to the input capture of TIM14 channel 1 through MCO multiplexer, its main purpose is to measure HSI accurately (in this case, HSI should be set as the system clock source). Such a mechanism provides a measure of the internal clock period by counting the number of HSI clocks during two consecutive LSE signal transition edges.

the LSE high precision (ppm) when an external crystal oscillators is used, so that it is possible to determine the internal clock frequency with the same resolution, and then trim the clock source to compensate for the frequency drift related to process, temperature and voltage.

HSI is therefore designed with special user-accessible calibration register bits.

The rationale for this implementation mechanism is a relative measure (eg, the ratio of HSI/LSE): the accuracy is thus closely related to the ratio of the frequencies of the two clock sources. The higher the ratio, the better the measure.

8.5.2. LSI calibration

Like HSI, the clock frequency of LSI is also affected by voltage, temperature, process and production drift. The calibration of LSI adopts HSE or HSI whose frequency differs greatly from the calibration, and the calibration method is similar to that of HSI.

The calibration of the LSI is to connect the output of the LSI and the input capture of the TIM14. Define the HSE as the system clock source, and provide a measure of the LSI cycle in the number of HSE clocks of two consecutive LSIs.

In principle, it is still the relationship between relative frequencies, that is, the frequency ratio of HSE/LSI: the calibration accuracy is closely related to this. The larger the ratio value, the better the measurement.

8.6. Reset/clock register

The registers of this module can be accessed with word (32-bit), half-word (16-bit) and byte (8-bit).

8.6.1. Clock control register (RCC_CR)

Address offset:0x00

Reset value:0x0000 0100

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	HSE ON	Res	Res
													RW		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Н	SIDIV[2	:0]	HSI RDY	Res	HSION	Res	Res	Res	Res	Res	Res	Res	Res
			RW		R	RW	RW								

Bit	Name	R/W	Reset Value	Function
31:19	Reserved	-	-	Reserved
18	HSEEN	RW	0	external clock enable
17:14	Reserved	•	-	Reserved
13:11	HSIDIV[2:0]	RW	0	HSI clock division factor. Software controls these bits to set the frequency division factor of HSI to generate the HSISYS clock 000: 1 001: 2 010: 4 011: 8 100: 16 101: 32 110: 64 111: 128
10	HSIRDY	R	0	HSI clock ready flag. Set by hardware to indicate HSI OSC is stable. This bit is only valid when HSION=1 0: HSI OSC not ready; 1: HSI OSC ready; When HSION is cleared, HSIRDY will be pulled low immediately.
9	Reserved	-	-	Reserved
8	HSION	RW	1	HSI clock enable bit. Software can set and clear this bit. When entering s top mode, the hardware clears this bit to stop HSI. When the HSI is used directly or indirectly as the system clock (also when exiting stop mode, or when the HSE is used as the system clock and fails). 0: HSI OFF 1: HSI ON
7:0	Reserved	-	-	Reserved

8.6.2. Internal clock source calibration register (RCC_ICSCR)

Address offset:0x04

Reset value:0x00FF 10FF, reset by POR/BOR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	LSI_STARTUP		Res	LSI_TRIM[8:0]								
				RW	RW RW		RW	RW	RW	RW	RW	RW	RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_		HSI TRIM[12:0]											
HS	SI_FS[2:	:0]					H	HSI_TF	RIM[12	:0]					

Bit	Name	R/W	Reset Value	Function
31:28	Reserved		-	Reserved

Bit	Name	R/W	Reset Value	Function
27:26	LSI_STARTUP	RW	2'b00	Low-speed internal clock (LSI) stabilization time selection: 11: 256 LSI clock cycles 10: 64 LSI clock cycles 01: 16 LSI clock cycles 00: 4 LSI clock cycles
25	Reserved			
24:16	LSI_TRIM	RW	0x0FF	Low-speed internal clock frequency calibration. Low-speed internal clock can output 32.768 kHz and 38.4KHz frequency though calibration. After power-on, the chip hardware will write the factory information (stored in 0x1FFF 0144) into this register to achieve calibration at a specific output frequency of the LSI. The calibration values are saved in Flash at the following address: 32.768KHz calibration value address: 0x1FFF 0144 38.4KHz calibration value address: 0x1FFF 0148 By rewriting the value of this register, the software increases (decrease) the output frequency of LSI by about 0.2% for each increase (decrease) by 1.
15:13	HSI_FS	RW	3'b000	HSI frequency selection: 100:24MHz 101:48MHz >=110: reserved After power-on,24MHz is selected by default.
12:0	HSI_TRIM	RW	0x10FF	Clock frequency calibration value. After power-on, the hardware uses the default calibration value of HSI 24MHz, and the factory information (stored in 0x1FFF 0100) will be written into this register when trimming. The software reads out the data stored in the corresponding address in the information area and writes it into the register to realize the calibration under the specific output frequency of the HSI. Save it in the following address of Flash: 24 MHz calibration value storage address offset: 0x1FFF 0100 48 MHz calibration value storage address offset: 0x1FFF 0104 After writing the calibration value to this register, it can also be used as the centre value. Modify the value of this register. and for each increase (decrease) by 1, the output frequency of the HSI will increase (decrease) by about 0.1%.

8.6.3. Clock configuration register (RCC_CFGR)

Address offset:0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	MC	OPRE	[2:0]	Res	M	MCOSEL[2:0]		Res	Res	Res	Res	Res	Res	Res	Res
		RW				RW									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	PI	PRE[2:	:0]		HPRE[3:0]				Res	SWS[2:0]			SW[2:0]		
		RW			R	RW					R			RW	

Bit	Name	R/W	Reset Value	Function
31	Reserved	-	-	Reserved
30:28	MCOPRE[2:0]	RW	0	Microcontroller clock output(MCO) division factor. Software controls these bits to set the division factor of the MCO output: 000: 1

Bit	Name	R/W	Reset Value	Function
				001: 2
				010: 4
				011: 8
				100: 16
				101: 32
				110: 64
				111: 128
27	Reserved	_	_	Set these bits before enabling the MCO output. Reserved
21	Reserved	-	-	MCO selection
				000: No clock, MCO output disabled
				001: SYSCLK
				010: Reserved
26:24	MCOSEL[2:0]	RW	0	011: HSI 100: HSE
				101: Reserved
				110: LSI
				111: LSE Note: Incomplete output clock conditions may occur during
				the clock startup or switchover phase.
23:15	Reserved	-	-	Reserved
				This bit is controlled by software. To generate the PCLK clock, it sets the division factor of HCLK as follows:
				0xx: 1
				100: 2
14:12	PPRE[2:0]	RW	0	
				101: 4
				110: 8
				111: 16
				AHB clock division factor. Software controls this bit. In order to generate the HCLK clock, it sets the frequency division factor of SYSCLK as follows: 0xxx: 1 1000: 2
				1001: 4
			_	1010: 8 1011: 16
11:8	HPRE[3:0]	RW	0	1100: 64
				1101: 128 1110: 256
				1111: 512
				In order to ensure the normal operation of the system, it is
				necessary to configure an appropriate frequency according to the VR power supply.
				Note: It is recommended to switch the division factor step
				by step.
7:6	Reserved	-	-	Reserved System clock switch status bits
				These bits are controlled by hardware and indicate which
				clock source is currently being used as the system clock:
5:3	SWS[2:0]	R	0	000: HSISYS 001: HSE
5.5	۵۷۷۵[۲.0]			010: Reserved
				011: LSI
				100: LSE Others: Reserved
				System clock source selection bits.
				Controlled by software and hardware, these bits select the
2:0	SW[2:0]	RW	0	system clock: 000: HSISYS
	-			000: HSISYS 001: HSE
				010: Reserved

Bit	Name	R/W	Reset Value	Function
				011: LSI
				100: LSE
				Others: Reserved
				The hardware is configured as HSISYS include:
				1) The system exits from stop mode
				2) Software configuration 001 (HSE), HSE failure occurs
				(HSE is the system clock source)

8.6.4. External clock source control register (RCC_ECSCR)

Address offset:0x10

Reset value: 0x0001_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	LSE_ST	ARTUP	Re	Res		Res LSE_DRIV		RIVER
										R'	RW			RV	٧		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res	3 R€	2	1 Re	0		

Bit	Name	R/W	Reset Value	Function
31:18	Reserved	RES	-	Reserved
21:20	LSE_STARTUP	RW	0x0	LSE crystal oscillator stability time selection. LSEBYP=0: 00: 4096 LSE clock cycles. 01: 2048 LSE clock cycles. 10: 8192 LSE clock cycles. 11: Directly output without considering stability time LSEBYP=1: 00: 2048 LSE clock cycles. 01: 1024 LSE clock cycles. 10: 4096 LSE clock cycles.
17:16	LSE_DRIVER Reserved	RW	0x10	11: Directly output without considering stability time Low-speed crystal oscillator drive capability selection 00: The weakest driving ability 01: Weak driving ability 10: Default drive capability (recommended) 11: The strongest driving ability Note: The proper drive capability needs to be selected according to the crystal characteristics, load capacitance and parasitic parameters of the circuit board. The greater the driving ability, the greater the power consumption and the weaker the driving ability, the less the power consumption.

8.6.5. Clock interrupt enable register (RCC_CIER)

Address offset:0x18

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	HSI RDYIE	Res	LSE RDYIE	LSI RDYIE											
												RW		RW	RW

Bit	Name	R/W	Reset Value	Function
31:4	Reserved	-	-	Reserved
				HSI clock ready interrupt enable.
3	HSIRDYIE	RW	0	0: Disable
				1: Enable
2	Reserved	-	-	Reserved
				LSE clock ready interrupt enable.
1	LSERDYIE	RW	0	0: Disable
				1: Enable
				LSI clock ready interrupt enable.
0	LSIRDYIE	RW	0	0: Disable
				1: Enable

8.6.6. Clock interrupt flag register (RCC_CIFR)

Address offset:0x1C

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	LSE CSSF	Res	Res	Res	Res	Res	HSI RDYF	Res	LSE RDYF	LSI RDYF
						R						R		R	R

Bit	Name	R/W	Reset Value	Function
31:10	Reserved	-	-	Reserved
9	LSECSSF	R	0	LSE clock security system (CSS) interrupt flag. When hardware detects LSE, this register is set when the OSC clock fails. 0: LSE clock detection failure interrupt is not generated, 1: LSE clock detection failure interrupt generation, Programming LSECSSC register 1 clears this bit.
8:4	Reserved	-	-	Reserved
3	HSIRDYF	R	0	HIS ready interrupt flag This bit is set by hardware when HSI is stable and HSIRDYIE is enabled. Software clears this bit by setting the HSIRDYC bit. 0: No clock ready interrupt caused by HSI 1: Clock ready interrupt caused by HSI
2	Res	-	-	Reserved
1	LSERDYF	R	0	LSE ready interrupt flag This bit is set by hardware when LSE is stable and LSE RDYIE is enabled. Software clears this bit by setting the LSERDYC bit. 0: No clock ready interrupt caused by LSE 1: Clock ready interrupt caused by LSE
0	LSIRDYF	R	0	LSI ready interrupt flag This bit is set by hardware when LSI is stable and LSIRDYIE is enabled. Software clears this bit by setting the LSIRDYC bit. 0: No clock ready interrupt caused by LSI 1: Clock ready interrupt caused by LSI

8.6.7. Clock interrupt clear register (RCC_CICR)

Address offset:0x20

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	LSECSSC	Poc	Res	Res	Res	Res	HSI	Res	LSE	LSI
I/G2	1,62	769	769	769	769	LSECSSC	I/G2	769	769	769	769	RDYC	I/G2	RDYC	RDYC
						W						W		W	W

Bit	Name	R/W	Reset Value	Function
31:10	Reserved	-	-	Reserved
9	LSECSSC	W	0	LSE clock security system (CSS) interrupt flag is cleared. 0: No effect, 1: Clear the LSECSSF flag
8:4	Reserved	-	-	Reserved
3	HSIRDYC	W	0	HSI ready flag is cleared. 0: No effect. 1: Clear the HSIRDYF bit.
2	Reserved	-	-	Reserved
1	LSERDYC	W	0	LSE ready flag is cleared. 0: No effect. 1: Clear the LSERDYF bit.
0	LSIRDYC	W	0	LSI ready flag is cleared. 0: No effect. 1: Clear the LSIRDYF bit.

8.6.8. I/O interface reset register (RCC_IOPRSTR)

Address offset:0x24

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	GPIOC RST	GPIOB RST	GPIOA RST												
														RW	RW

Bit	Name	R/W	Reset Value	Function
31:3	Reserved	-	-	Reserved
				I/O PortC reset。
2	GPIOCRST	RW	0	0: no effect;
				1: PortC I/O reset;
				I/O PortB 复位。
1	GPIOBRST	RW	0	0: no effect;
				1: PortB I/O reset
				I/O PortA reset。
0	GPIOARST	RW	0	0: no effect;
				1: PortA I/O reset

8.6.9. AHB peripheral reset register (RCC_AHBRSTR)

Address offset:0x28

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	CRC RST	Res	Res	Res	FLASH RST	Res							
			RW				RW								

Bit	Name	R/W	Reset Value	Function
31:13	Reserved	-	-	Reserved
12	CRCRST	RW	0	CRC module reset. 0: no effect, 1: CRC module reset,
11:9	Reserved	-	-	Reserved
8	FLASHRST	RW	0	FLASH interface module reset。 0: no effect; 1: FLASH interface module reset;
7:0	Reserved	-	-	Reserved

8.6.10. APB peripheral reset register 1 (RCC_APBRSTR1)

Address offset:0x2C

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPTIM RST	Res	Res	PWR RST	DBG RST	Res	Res	Res	Res	Res	I2C RST	Res	Res	Res	Res	Res
RW			RW	RW						RW					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res

Bit	Name	R/W	Reset Value	Function
31	LPTIMRST	RW	0	LP Timer module reset. 0: no effect, 1: The module is reset,
30:29	Reserved	-	-	Reserved
28	PWRRST	RW	0	Power interface module reset. 0: no effect, 1: The module is reset,
27	DBGRST	RW	0	MCU Debug module reset. 0: no effect, 1: The module is reset,
26:22	Reserved	-	-	Reserved
21	I2CRST	RW	0	I2C1 module reset. 0: no effect, 1: The module is reset,
20:0	Reserved	-	-	Reserved

8.6.11. APB peripheral reset register 2 (RCC_APBRSTR2)

Address offset:0x30

					-										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Re s	Res	Res	Re s	Re s	Re s	Re s	COMP 2 RST	COMP 1 RST	AD C RST	Re s	Re s	Re s	Res
									RW	RW	RW				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TIM1 4 RST	USART 1 RST	Re s	SPI 1 RST	TIM 1 RST	Re s	Re s	Re s	Re s	Res	Res	Res	Re s	Re s	Re s	SYS CF G RST
RW	RW		RW	RW											RW

Bit	Name	R/W	Reset Value	Function
31:23	Reserved	-	-	Reserved
				COMP2 module reset.
22	COMP2RST	RW	0	0: no effect;
				1: The module is reset;
				COMP1 module reset.
21	COMP1RST	RW	0	0: no effect;
				1: The module is reset;
				ADC module reset.
20	ADCRST	RW	0	0: no effect;
				1: The module is reset;
19:16	Reserved	-	-	Reserved
				TIM14 module reset.
15	TIM14RST	RW	0	0: no effect;
				1: The module is reset;
				USART1 module reset。
14	USART1RST	RW	0	0: no effect;
				1: The module is reset;
13	Reserved	-	-	Reserved
				SPI1 module reset。
12	SPI1RST	RW	0	0: no effect;
				1: The module is reset;
				TIM1 module reset.
11	TIM1RST	RW	0	0: no effect;
				1: The module is reset;
10:1	Reserved	-	-	Reserved
				SYSCFG module reset.
0	SYSCFGRST	RWs	0	0: no effect;
				1: The module is reset;

8.6.12. I/O interface clock enable register (RCC_IOPENR)

Address offset:0x34

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Doo	Res	Doo	Res	GPIOC	GPIOB	GPIOA									
Res	EN	EN	EN												
													RW	RW	RW

Bit	Name	R/W	Reset Value	Function
31:6	Reserved	-	1	Reserved
				I/O PortC clock enable.
5	GPIOCEN	RW	0	0: Clock disabled;
				1: Clock enable
4:2	Reserved	-	-	Reserved
1	GPIOBEN	RW	0	I/O PortB clock enable。
	GIIODEN	IXVV	J	0: Clock disabled;

Bit	Name	R/W	Reset Value	Function
				1: Clock enable
				I/O PortA clock enable。
0	GPIOAEN	RW	0	0: Clock disabled;
				1: Clock enable

8.6.13. AHB peripheral clock enable register (RCC_AHBENR)

Address offset:0x38

Reset value:0x0000 0300

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														_	
Boo	Boo	Poo	CRC	Poo	Poo	SRA-	FLASH	Poo							
Res	Res	Res	CRC EN	Res	Res	SRA- MEN	FLASH EN	Res							

Bit	Name	R/W	Reset Value	Function
31:13	Reserved	-	-	Reserved
12	CRCEN	RW	0	CRC module clock enable 0: Disable 1: Enable
11:10	Reserved	-	-	Reserved
9	SRAMEN	RW	1	In sleep mode, the clock enable control of SRAM 0: The module clock is disabled in sleep mode 1: The module clock is enabled in sleep mode Note: This bit only affects the clock enable of this module in sleep mode, in run mode, the clock of this module will not be disabled
8	FLASHEN	RW	1	In sleep mode, the clock enable control of FLASH 0: The module clock is disabled in sleep mode 1: The module clock is enabled in sleep mode Note: This bit only affects the clock enable of this module in sleep mode, in run mode, the clock of this module will not be disabled
7:0	Reserved	-	-	Reserved

8.6.14. APB peripheral clock enable register 1 (RCC_APBENR1)

Address offset:0x3C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LPTIM EN	Res	Res	PWR EN	DBG EN	Res	Res	Res	Res	Res	I2C EN	Res	Res	Res	Res	Res
RW			RW	RW						RW					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	SPI2EN	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
	RW														

Bit	Name	R/W	Reset Value	Function
31	LPTIMEN	RW	0	LP Timer1 module clock enable. 0: Disable 1: Enable
30:29	Reserved	-	-	Reserved
28	PWREN	RW	0	Low power control block clock enable. 0: Disable 1: Enable
27	DBGEN	RW	0	Debug module clock enable. 0: Disable

Bit	Name	R/W	Reset Value	Function
				1: Enable
26:22	Reserved	-	-	Reserved
				I2C1 module clock enable.
21	I2CEN	RW	0	0: Disable
				1: Enable
20:15	Reserved	-	-	Reserved
				SPI2 module clock enable.
14	SPI2EN	RW	0	0: Disable
				1: Enable
13:0	Reserved	-	-	Reserved

8.6.15. APB peripheral clock enable register 2 (RCC_APBENR2)

Address offset:0x40

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Re s	Res	Res	Re s	Re s	Re s	Re s	COMP 2 EN	COMP 1 EN	A O E	Re s	Re s	Re s	Res
									RW	RW	RW				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TIM1 4 EN	USART 1 EN	Re s	SPI 1 EN	TIM 1 EN	Re s	Re s	Re s	Re s	Res	Res	Res	Re s	Re s	Re s	SYS CF G EN
RW	RW		RW	RW											RW

Bit	Name	R/W	Reset Value	Function					
31:23	Reserved	-	-	Reserved					
				COMP2 module clock enable.					
22	COMP2EN	RW	0	0: Disable					
				1: Enable					
				COMP1 module clock enable.					
21	COMP1EN	RW	0	0: Disable					
				1: Enable					
				ADC module clock enable.					
20	ADCEN	RW	0	0: Disable					
				1: Enable					
19:16	Reserved	-	-	Reserved					
				TIM14 module clock enable.					
15	TIM14EN	RW	0	0: Disable					
				1: Enable					
				USART1 module clock enable.					
14	USART1EN	RW	0	0: Disable					
				1: Enable					
13	Reserved	-	-	Reserved					
				SPI1 module clock enable.					
12	SPI1EN	RW	0	0: Disable					
				1: Enable					
				TIM1 module clock enable.					
11	TIM1EN	RW	0	0: Disable					
				1: Enable					
10:1	Reserved	-	-	Reserved					
				SYSCFG module clock enable.					
0	SYSCFGEN	RW	0	0: Disable					
				1: Enable					

8.6.16. Peripheral independent clock configuration register (RCC_CCIPR)

Address offset:0x54

3	3	29	28	27	26	25	24	23	22	21	20	19	10	17	16
1	0	29	20	21	20	25	24	23	22	21	20	19	10	17	10

F	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	LPTIM1	SEL[1:0	Res	Res
												RW	RW		
1 5	1 4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Res	R	es	COMP 2 SEL	CO MP 1 SEL	Res	Res	Res	Res						
			•	RW	RW										-

Bit	Name	R/W	Reset Value	Function
31:20	Reserved	-	-	Reserved
19:18	LPTIMSEL[1:0]	RW	2'b00	LPTIM1 internal clock source selection. 00: PCLK 01: LSI 10: No clock 11: LSE
17:12	Reserved	-	-	Reserved
11	COMP2SEL	RW	0	COMP2 module clock source selection. 0: PCLK 1: LSC (Clock selected by RCC_BDCR.LSCOSEL) Note: Configure the selected LSC clock before enabling FLTEN.
10	COMP1SEL	RW	0	COMP1 module clock source selection. 0: PCLK 1: LSC (Clock selected by RCC_BDCR.LSCOSEL) Note:Configure this register to select the clock before enabling COMP2_FR2.FLTEN.
9:0	Reserved	-	-	Reserved

8.6.17. RTC domain control register (RCC_BDCR)

Address offset:0x5C

Reset value:0x0000 0000, reset by POR/BOR

When PWR_CR1.DBP is 1, it is allowed to write to this register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re s	Re s	Re s	Re s	Re s	Re s	LSC O SEL	LSC O EN	Re s	Res	Res	Re s	Re s	Res	Res	Res
						RW	RW								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	Re	Re	Re	Re	Re s	Res		Re s	LSECSS D	LSECS SON	R	es	LSE BY	LSE RD	LS E
S	S	S	S	S	3			3	D	0011			Р	Υ	ON

Bit	Name	R/W	Reset Value	Function
31:26	Reserved	-	-	Reserved
25	LSCOSEL	RW	0	Low-speed clock selection. 0: LSI 1: LSE
24	LSCOEN	RW	0	Low-speed clock enable. 0: Disable 1: Enable
23:7	Reserved	-	-	Reserved
6	6 LSECSSD R 0 32 0:		0	LSE CSS (clock security system) detection failed. This bit is set by hardware to indicate that CSS detects 32.768 kHz OSC (LSE) failed. 0: No LSE detected failure 1: Failed to detect ISE
5	LSECSSON	RW	0	LSE CSS 使能 0:禁止

Bit	Name	R/W	Reset Value	Function
				1: 使能
				必须 LSEON=1 并且 LSERDY=1 后才能使能
				LSECSSON.
				一旦使能该位,不能再把该位禁止,除非 LSECSSD=1。
4:3	Reserved	-	-	-
2	LSEBYP	RW	0	LSE OSC bypass 0: Not bypassed, the low-speed external clock selects the crystal oscillator 1: Bypassed, the low-speed external clock selects the external interface input clock Note: This bit can only be written when the external 32.768 kHz OSC is disabled (LSEON = 0 and LSERDY = 0).
1	LSERDY	R	0	LSE OSC ready bit. Set by hardware, cleared by hardware, indicating when LSE is stable 0: Not ready 1: Ready
0	LSEON	RW	0	LSE OSC enabled. 0: Disable 1: Enable

8.6.18. Control/status register (RCC_CSR)

Address offset:0x60

Reset value:0x0000 0000

Reset sources: 1) [30:25]: POR reset, 2) LSION: system reset, 3) NRST_FLTIDS will not be reset

by system

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re s	Re s	IWD G RST F	SFT RST F	PW R RST F	PIN RST F	OBL RST F	Res	RMV F	Re s	Re s	Re s	Re s	Re s	Res	Res
		R	R	R	R	R		RW							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re s	Re s	Res	Res	Res	Res	Res	PINRST_FL TDIS	Res	Re s	Re s	Re s	Re s	Re s	LSI RD Y	LSIO N
							RW							R	RW

Bit	Name	R/W	Reset Value	Function
31	Reserved			
29	IWDGRSTF	R	0	IWDG reset flag. Setting RMVF to 1 clears this bit.
28	SFTRSTF	R	0	Soft reset flag. Setting RMVF to 1 clears this bit.
27	PWRRSTF	R	0	BOR/POR/PDR reset flag. Setting RMVF to 1 clears this bit.
26	PINRSTF	R	0	External NRST pin reset flag. Setting RMVF to 1 clears this bit.
25	OBLRSTF	R	0	Option byte loader reset flag. Setting RMVF to 1 clears this bit.
24	Reserved			-
23	RMVF	RW	0	Reset flags [30:25] need to be cleared by setting software to 1.
8	PINRST_FLTDIS	RW	0	NRST filter disabled 0: HSI_10M is enabled, and the filter 20 us width function is enabled 1: The filtering function is disabled, and HSI_10M remains off
7:2	Reserved	-	-	Reserved
1	LSIRDY	R	0	LSI OSC stable flag.

Bit	Name	R/W	Reset Value	Function
				0: LSI is not stable 1: LSI has stabilized
0	LSION	RW	0	LSI OSC enabled. 0: Disable 1: Enable Set by software, cleared by software. This bit is set by hardware when IWDG is enabled by hardware (via option byte) and LSECSS is enabled by software.

8.6.19. RCC register address map

	.19.	17,		, , ,	-yı	Sic	<i>-</i> 1 (au	are	,33	, 11	ıa	,																				
Of fs et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x 00	RCC_ CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSEON	Res.	Res.	Res.	Res.		SIDI [2:0]		HSIRDY	Res.	HSION	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
-	Reset value														0					0	0	0	0	0	1	K							
0x 04	RCC_ ICSC R	Res.	Res.	Res.	Res.	[0:1] STABILIP[1:0]	[6::1] [6::0] [6::0]	Res.			1	LSI_	TRIM	[8:0]					HSI_FS[2:0]						H	ISI_1	TRIM	[12:0]				
	Reset value					0	0		0	1	1	1	1	1	1	1	1	0	0	0	1	0	0	0	0	1	1	1	1	1	1	1	1
0x 08	RCC_ CFGR	Res.	N PF	ACO RE[2:	- 0]	Res.	I SI	MCO- EL[2:	- 0]	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		PRE [2:0]			IPRE	[3:0]]	Res.	Res.	SV	VS[2:	:0]	S	W[2:	0]
00	Reset value		0	0	0		0	0	0										0	0	0	0	0	0	0			0	0	0	0	0	0
0x 10	RCC_ ECSC R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SE DBIVEBIT-01	LSE_DNIVER[1:0]	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSE FRECIT-01		Res.	Res.
	Reset value															1	0													0	0		
0x 14	Re- serve d	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
0x 18	RCC_ CIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	HSIRDYIE	Res.	LSERDYIE	LSIRDYIE
	Reset value																													0		0	0
0x 1 C	RCC_ CIFR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LSECSSF	Res.	Res.	Res.	Res.	Res.	HSIRDYIF	Res.	LSERDYIF	LSIRDYIF
	Reset value																							0						0		0	0
0x 20	RCC_ CICR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LSECSSC	Res.	Res.	Res.	Res.	Res.	HSIRDYIC	Res.	LSERDYIC	LSIRDYIC
	Reset value																							0						0		0	0
0x 24	RCC_ IOPR STR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	GPIOCRST	GPIOBRST	GPIOARST
	Reset value																														0	0	0
0x 28	RCC_ AHBR STR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CRCRST	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
	Reset value																				0												

	0x 60		0x 5 C	0x 58		0x 54	0x 44 - 0x 50		0x 40	-	0x 3 C		0x 38		0x 34		0x 30		0x 2 C	Of fs et
Reset value	RCC_ CSR	Reset value	RCC_ BDCR	Re- serve d	Reset value	RCC_ CCIP R	Re- serve d	Reset value	RCC_ AP- BENR 2	Reset	value RCC_ AP- BENR 1	Reset	RCC_ AHBE NR	Reset value	RCC_ IOPE NR	Reset value	RCC_ AP- BRST R2	Reset value	RCC_ AP- BRST R1	Reg- ister
	Res.		Res.	Res.		Res.	Res.		Res.	0	LPTIMEN	H	Res.		Res.		Res.		LPTIMRST	31
	Res.		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	30
0	IWDGRSTF		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	29
0	SFTRSTF		Res.	Res.		Res.	Res.		Res.	0	PWREN		Res.		Res.		Res.	0	PWRRST	28
0	PWRRSTF		Res.	Res.		Res.	Res.		Res.	0	DBGEN		Res.		Res.		Res.	0	DBGRST	27
0	PINRSTF	\	Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	26
0	OBLRSTF	0	LSCOSEL	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	25
	Res.	0	LSCOEN	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	24
0	RMVF		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	23
	Res.		Res.	Res.		Res.	Res.	0	COMP2EN		Res.		Res.		Res.	0	COMP2RST		Res.	22
	Res.		Res.	Res.		Res.	Res.	0	COMP1EN	0	ISCEN		Res.		Res.	0	COMP1RST	0	I2CRST	21
	Res.		Res.	Res.		Res.	Res.	0	ADCEN		Res.		Res.		Res.		ADCRST		Res.	20
	Res.		Res.	Res.	0	I PTIMSEI [1-0]	Res.		Res.		Res.		Res.		Res.		Res.		Res.	19
	Res.		Res.	Res.	0	[0:-]H-0[-H-:0]	Res.		Res.		Res.		Res.		Res.		Res.		Res.	18
	Res.		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	17
	Res.	0	BDRST	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	16
	Res.		Res.	Res.		Res.	Res.	0	TIM14EN		Res.		Res.		Res.	0	TIM14RST		Res.	15
	Res.		Res.	Res.		Res.	Res.	0	USART1EN	0	SPIZEN		Res.		Res.	0	USART1RST	0	SPI2RST	14
	Res.		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	13
	Res.		Res.	Res.		Res.	Res.	0	SPI1EN		Res.	0	CRCEN		Res.	0	SPI1RST		Res.	12
	Res.		Res.	Res.	0	COMP2SEL	Res.	0	TIM1EN	T	Res.		Res.		Res.	0	TIM1RST		Res.	11
	Res.		Res.	Res.	0	COMP1SEL	Res.		Res.		Res.		Res.		Res.		Res.		Res.	10
	Res.		Res	Res.		Res.	Res.		Res.		Res.	1	SRAMEN		Res.		Res.		Res.	6
0	NRST_FLTDIS	6		Res.		Res.	Res.		Res.		Res.	1	FLASHEN		Res.		Res.		Res.	8
	Res.		Res.	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	7
	Res.	0	LSECSSD	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.		Res.	9
	Res.	0	LSECSSON	Res.		Res.	Res.		Res.		Res.		Res.		Res.		Res.	\dashv	Res.	5
	Res.	J	Res.	Res.		Res.	Res.		Res.	1	Res.		Res.		Res.		Res.	0	RST	4
	Res.	J	Res.	Res.		Res.	Res.		Res.	1	Res.	1	Res.		Res.		Res.	\dashv	Res.	က
	Res.	0	LSEBYP	Res.		Res.	Res.		Res.		Res.		Res.	0	GPIOCEN		Res.	\dashv	Res.	2
0	LSIRDY	0	LSERDY	Res.		Res.	Res.		Res.		Res.	1	Res.	0	GPIOBEN		Res.	0	Res.	1
0	LSION	0	LSEON	Res.		Res.	Res.	0	SYSCFGEN		Res.	=	Res.	0	GPIOAEN	0	SYSCFGRST		Res.	0

9. General-purpose I/Os (GPIO)

9.1. GPIO introduction

Each GPIO port has:

- Four 32-bit configuration registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR)
- Two 32-bit data registers (GPIOx_IDR and GPIOx_ODR)
- One 32-bit set/reset register (GPIOx_BSRR)
- One 32-bit lock register (GPIOx_LCKR)
- One alternate function selection register (GPIOx_AFRL).

9.2. GPIO main features

- Output status: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx_ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx_IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx_BSRR) for bitwise write access to GPIOx_ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the I/O port configurations
- Analog function
- Alternate function selection registers(at most 8 alternate functions per I/O port)
- Fast toggle capable of changing every single cycle
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral function

9.3. GPIO functional description

Each port bit of the GPIO ports can be individually configured by software in several modes:

- Input floating
- Input pull-up
- Input pull-down
- Analog input
- Output open-drain with pull-up or pull-down capability
- Output puss-pull with pull-up or pull -down capability
- Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words,half-words or bytes. The purpose of the GPIOx_BSRR and GPIOx_BRR registers is to allow read/modify Independent accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between read and modify access.

Analog input/output To on-chip peripherals power control and EXTI Digital input egister. On/off VDD Read Input data On/off I set/reset registers TTL Schmitt Trigger Input driver Write VDD Output driver On/off Output data register Bit Read/write From on-chip Alternate function output peripheral

The figure of an I/O port(1 bit) basic structure as follows:

Figure 9-1 IO Basic structure of an I/O port bit

9.3.1. General-purpose I/O (GPIO)

During and after reset, the alternate functions are not active and most of the IOs are configured in analog mode.

The debug pins are in alternate function pull-up or pull-down after reset:

-PA2-SWCLK: in pull-down mode

-PB6-SWDIO: in pull-up mode

When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output drive in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle.

All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.

9.3.2. I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin.

Each I/O pin has a multiplexer with up to eight alternate function inputs (AF0 to AF7) that can be configured through the GPIOx_AFRL (for pin 0 to 7) registers:

- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx_MODER register.
- The specific alternate function assignments for each pin are detailed in the device datasheet.

In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages. The user configures IO as follows:

- Debug function: After each reset, these pins are assigned as alternate function pins immediately usable by the debugger host.
- GPIO: Configure the corresponding I/O port as output, input or analog mode in GPIOx_MODER register
- Peripheral multiplexing function:
- The I/O corresponding to the register GPIOx_AFRL configuration is the alternate function x (x = 0...7).
- Registers GPIOx_OTYPER, GPIOx_PUPDR and GPIOX_OSPEEDER configure the type, pull-up/pull-down and output speed respectively.
- Configure the corresponding I/O as an alternate function in the GPIOx_MODER register.
- Additional functions:
- ADC and COMP functions are enabled in the registers of the ADC and COMP modules, in every I/O configuration. When the I/O is used as ADC or COMP, it is recommended to configure the port as analog mode through the register GPIOx_MODER.
- For additional functions of the crystal oscillator, configure the respective functions in the corresponding PWR and RCC module registers. These configurations have higher priority than standard GPIO configurations.

9.3.3. I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR and GPIOx_PUPDR) to configure up to 16 I/Os. The register GPIOx_MODER is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (push-pull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whateverr the I/O direction.

9.3.4. I/O port data registers

Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/written accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register.

9.3.5. I/O data bitwise handling

The bit set reset register (GPIOx_BSRR) is a 32-bit register that allows the application to set and reset each individual bits in the output data register (GPIOx_ODR). The bit set reset register has twice the size of GPIOx_ODR.

To each bit in GPIOx_ODR, correspond two control bits of GPIOx_BSRR: BS(i) and BR(i). When written bit BS(i) to 1 can set the corresponding bit of GPIOx_ODR to 1, and setting bit BR(i) to 1 can clear the corresponding bit of GPIOx_ODR to 0.

Write any bit to 0 in GPIOx_BSRR does not have any effect on the corresponding bit in GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set operation has priority. Using the GPIOx_BSRR register to change the values of individual bit in GPIOx_ODR is a "one-shot" effect that does not lock the GPIOx_ODR bits. The GPIOx_ODR bits can always be accessed directly. The GPIOx_BSRR register provides a way of performing atomic bitwise handling. There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify one or more bits in a sinle atomic AHB write access.

9.3.6. **GPIO** locking mechanism

It is possible to freeze the IO control with GPIOx_LCKR registers through a series of special write timings, including GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, and GPIOx_AFRL.

A special write/read sequence can manipulate the register GPIOx_LCKR. When the right lock sequence is applied to bit 16 in this register, the value of LCKR[15:0] can LOCK the I/O (during the write sequence, the value of LCKR[15:0] remains unchanged). When the LOCK sequence has been applied to a port bit, the value of the port bit cannot be modify until the next MCU reset or peripheral reset. Each GPIOx_LCKR bit freezes the corresponding bit in the control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR and GPIOx_AFRL).

The GPIOx_LCKR register with a word (32 bits) because the [15:0] bits are also set when the GPIOx_LCKR bit 16 is set.

9.3.7. I/O alternate function input/output

Two registers are provided to select one of the alternate function input/outputs available for each I/O. The user can connect an alternate function to the IO port according as required by the application.

This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx_AFRL alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.

9.3.8. External interrupt/wakeup lines

All ports have external interrupt capability. To use the external interrupt lines, the given pin must be disabled in analog mode or as oscillator pin, so the input trigger is kepy enabled.

9.3.9. I/O input configuration

When the I/O port is configured as input:

- The output buffer is disabled.
- The Schmitt trigger input is enable.
- The pull-up and pull-down resistors can be enabled/disabled according to the configuration of the GPIOx_PUPDR register.
- The data present on the I/O pins are sampled into the input data register on every AHB clock cycle.
- A read access to the input data register provides the I/O status.




Figure 9-2 input floating/pull up/pull down configurations

9.3.10. I/O output configuration

When the I/O port is configured as output:

- The output buffer is enabled:
 - Open-drain mode: A '0' in the output register activates the N-MOS whereas a '1' in the output registe leaves the port in a high-impedance state (the PMOS is never activated).
 - Push-pull mode: A '0' in the output register activates the N-MOS whereas a '1' in the output register activates the P-MOS.
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors can be enabled/disabled according to the configuration of the GPIOx_PUPDR register
- The data present on the I/O pins are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
- A read access to the output data register gets the value of the last write




Figure 9-3 Output configuration

9.3.11. Alternate function configuration

When an I/O port is configured as alternate function:

- In an open-drain or push-pull configuration, the output buffer is turned on.
- Built-in peripheral signal-driven output buffer (multiplexed function output).
- The Schmitt trigger input is activated.
- The pull-up and pull-down resistors can be enabled/disabled according to the configuration of the GPIOx_PUPDR register.
- The data present on the I/O pins are sampled into the input data register every AHB clock cycle.
- A read access to the input data register gets the I/O state.




Figure 9-4 Alternate function configuration

9.3.12. Analog configuration

When an I/O port is configured as analog configuration:

- The output buffer is disabled.
- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of Schmitt trigger is forced to '0'.
- The weak pull-up and pull-down resistors are disabled (Requires software to set GPIOx_PUPDR to 00).
- Read access to the input data register gets the value is '0.




Figure 9-5 High impedance-analog configuration

9.3.13. Use the LSE oscillator pins as GPIOs

When the LSE oscillator is switch off (default state after reset), the related oscillator pins can be used as normal GPIOs.

When the LSE oscillator is switch on (by setting the LSEON bit in the RCC_CSR register) the corresponding port needs to be configured as an analog port by software.

When the crystal oscillator is configured in a user external clock mode, only the pin is reserved for clock input and the OSC_IN or OSC32_IN pin can still be used as normal GPIO.

9.4. **GPIO** registers

The GPIO related registers can be written in word, half word and byte mode.

9.4.1. GPIO port mode register (GPIOx_MODER) (x = A, B, C)

Address offset: 0x00

Reset value:

0x0000 FFEF for GPIOA

GPIOB reset value

a) Flash option byte configured with SWD: 0x0000 FFFF

b) Flash option byte not configured with SWD: 0x0000 EFFF

GPIOC reset value

a) Flash option byte not configured with SWD: 0x0000 000F

b) Flash option byte configured with SWD: 0x0000 000E

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	E15[1:	MODE	E14[1:)]	MODE 0	E13[1:	MODE C	17	MODI	Ξ11[1:)]	MODE	E10[1:)]	MODE	9[1:0]	MODE	8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	7[1:0]	MODE	6[1:0]	MODE	5[1:0]	MODE	4[1:0]	MODE	3[1:0]	MODE	2[1:0]	MODE	[1:0]	MODE	0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Name	R/W	Reset Value	Function
15: 0	MODEy[1:0]	RW		y = 150 These bits are written by software to configure the I/O mode 00: Input mode 01: General purpose output mode 10: Alternate function mode 11: Analog mode (reset state)

9.4.2. GPIO port output type register (GPIOx_OTYPER) (x = A, B, C)

Address offset: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 OT15	14 OT14	13 OT13	12 OT12	11 OT11	10 OT10	9 OT9	8 OT8	7 OT7	6 OT6	5 OT5	4 OT4	OT3	2 OT2	1 OT1	0 OT0

Bit	Name	R/W	Reset Value	Function
31:16	Reserved			
15: 0	MODE[15:0]	RW		These bits are written by software to configure the I/O output type 0: Output push-pull (reset state)

		1: Output open-drain

9.4.3. GPIO port output speed register (GPIOx_OSPEEDR) (x = A, B, C)

Address offset: 0x08

Reset value: 0x0000 0000(for other ports)

GPIOB reset value

a) Flash option byte configured with SWD: 0x0000 0000b) Flash option byte not configured with SWD: 0x0000 3000

c) Reset value: 0x0000 0000(for other ports)

GPIOC reset value

a) Flash option byte configured with SWD: 0x0000 0003

b) Flash ooption byte not configured with SWD: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPE	ED15	OSPE	ED14	OSPE	ED13	OSPE	ED12	OSPEED11		OSPEED10		OSPEED9		OSPEED8	
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPI	EED7	OSPI	EED6	OSPI	EED5	OSPI	EED4	OSPI	EED3	OSP	EED2	OSPI	EED1	OSPE	ED0
rw	rw	rw	rw	rw	rw	rw	rw								

Bit	Name	R/W	Reset Value	Function
31:0	OSPEEDy[1:0]	RW		Y = 150 These bits are written by software to configure the I/O output speed 00: Very low speed 01: Low speed 10: High speed 11: Very high speed

9.4.4. GPIO port pull-up and pull-down register (GPIOx_PUPDR) (x = A, B, C)

Address offset: 0x0C

Reset value:

0x0000 0020(for port A) GPIOB reset value

a) Flash option byte configured with SWD: 0x0000 0000

b) Flash ooption byte not configured with SWD: 0x0000 1000

GPIOC reset value

a) Flash option byte configured with SWD: 0x0000 0001

b) Flash ooption byte not configured with SWD: 0x0000 0000

		· · · · ·			•		•								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPD	15[1:0]	PUPD	14[1:0]	PUPD	13[1:0]	PUPD	12[1:0]	PUPD	11[1:0]	PUPD	10[1:0]	PUPD	9[1:0]	PUPD	8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPD	7[[1:0]	PUPE	06[1:0]	PUPD	5[1:0]	PUPD	04[1:0]	PUPD	3[1:0]	PUPD	2[1:0]	PUPD	1[1:0]	PUPD	0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Name	R/W	Reset Value	Function
31:0	PUPDy [1:0]	RW		Y = 150 These bits are written by software to configure the I/O pull-up or pull-down 00: No pull-up or pull-down 01: Pull-up 10: Pull-down 11: Reserved

9.4.5. GPIO port input data register (GPIOx_IDR) (x = A, B, C)

Address offset: 0x10

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bit	Name	R/W	Reset Value	Function
31:16	Reserved			
15:0	ldy	R		y = 150 This is read-only, it contain the input value of the corresponds I/O port

9.4.6. GPIO port output data register (GPIOx_ODR) (x = A, B, C)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	ved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OD1	OD1	OD1	OD1	OD1	OD1	OD	OD	OD	OD	OD	OD	OD	OD	OD	OD
5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			
15: 0	Ody[1:0]	RW	. ()	y = 150 These bits are readable and writable by software. Note: For GPIOx_BSRR or GPIOx_BRR registers. (x= A,B,F), each ODR bit can be independently set/cleared.

9.4.7. GPIO port bit set/reset register (GPIOx_BSRR) (x = A, B, C)

Address offset: 0x18

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Bit	Name	R/W	Reset Value	Function
31:16	BRy	W		y = 150 These bits are write-only. A read to these bits returns the value of 0. 0: No action on the corresponding ODRy bit 1: Clear the corresponding ODRy bit Note: If the corresponding bits of Bsy and Bry are set at the same time, the Bsy bit has priority.
15: 0	BSy	W		y = 150 These bits are write-only. A read to these bits returns the value of 0. 0: No action on the corresponding ODRy bit 1: Set the corresponding ODRy bit

9.4.8. GPIO port configuration lock register (GPIOx_LCKR) (x = A, B, C)

This register is used to lock the configuration of the port bits when the correct write sequence is applied to bit 16 (LCKK) set. The value of bits [15:0] is used to lock the configuration of the GPIO, the value of LCKR [15:0] must not change. When the LOCK sequence has been applied on the a port bit, the configuration of the port bits cannot be changed until the next system reset.

Note: A special write sequence is used to write the GPIOx_LCKR register. Only word accesses can be performed during the lock sequence.

Each lock bit freezes a specific configuration register (control and alternate function registers)

Address offset: 0x1C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	LCK K														
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LCK															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
rw															

Bit	Name	R/W	Reset Value	Function
31:17	Reserved	17/44	Neset value	Tunction
16	LCKK	RW		This bit can be read any time, it can only be modified by the lock key write sequence 0: The port configuration lock key not active 1: The port configuration lock key activated, and the GPIOx_LCKR register is locked until the next system reset LOCK key write sequence: The write sequence of the lock key: write 1- > write 0- > write 1- > read 0- > read 1. The last read can be ignored, but it can be used to confirm that the lock key has been activated. Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence will stop the lock key from being activated. After the first lock sequence on any bit of the port, any read access on the LCKK will return 1 until the next MCU reset or peripheral reset.
15: 0	LCKy	RW		 y = 150 These bits are readable and writable but can only be written when the LCKK bit is 0. 0: Port configuration not locked 1: Port configuration locked

9.4.9. GPIO alternate function register (low) (GPIOx_AFRL) (x = A, B, C)

Address offset: 0x20

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.		AFSEI	L7[2:0]	Res.	AFSE	L6[2:0]	Res.		AFSEL5[2:0]		Res.	AF-SE	AF-SEL4[2:0]	
	rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	AFSEL3[2:0]			Res.	AFSE	L2[2:0]	Res.		Α	FSEL1[2:0]	Res.	AFSEL	.0[2:0]	
	rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw	rw

Bit	Name	R/W	Reset Value	Function
31	Reserved			

Bit	Name	R/W	Reset Value	Function
		-		These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
30:28	AFSELy[2:0] ((y= 7 to 0)	RW		010:AF2
00.20	/ (y = / to o)	1000		011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
27	Reserved			111041
21	Reserved			These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
20:24	AFOFI - (0-01 (/- 7.4- 0)	DW		010:AF2
26:24	AFSELy[2:0] $((y=7 \text{ to } 0))$	RW		011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
23	Reserved			T 12 2 2 5 6 7 6
				These bits are written by software to configure alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
22:20	AFSELy[2:0] $((y=7 \text{ to } 0))$	RW		010:AF2
				011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
19	Reserved			
				These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
18:16	AFSELy[2:0] $((y=7 \text{ to } 0))$	RW		010:AF2
				011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
15	Reserved			
				These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
14:12	AFSELy[2:0] $((y=7 \text{ to } 0))$	RW		010:AF2
				011:AF3
				100:AF4
				101:AF5
				110:AF6
			l	LIV.AFU

Bit	Name	R/W	Reset Value	Function
				111:AF7
11	Reserved			
10:8	AFSELy[2:0] ((y= 7 to 0)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
11	Reserved			* (A)
10:8	AFSELy[2:0] ((y= 7 to 0)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
7	Reserved			THAT
6:4	AFSELy[2:0] ((y= 7 to 0)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
3	Reserved			
2:0	AFSELy[2:0] ((y= 7 to 0)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7

9.4.10. GPIO alternate function register (high) (GPIOx_AFRH) (x = A, B, C)

Address offset: 0x24

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	. AFSEL15[2:0]		Res.	AFS	SEL14	[2:0]	Res.		AFSE	L13[2:0]	Res.	AFSE	L12[2	:0]	

		rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw	rw
•	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	es.	. AFSEL11[3:0]		.11[3:0]	Res.	AFS	SEL10	[2:0]	Res.		AFSE	L9[2:0]	Res.	AFS	EL8[2:	:0]
		rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw	rw

Bit	Name	R/W	Reset Value	Function
31	Reserved			
30:28	AFSELy[2:0] ((y= 8 to 15)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
27	Reserved			
26:24	AFSELy[2:0] ((y= 8 to 15)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
23	Reserved			
22:20	AFSELy[2:0] ((y= 8 to 15)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
19	Reserved			The sea hite are written by seftware to configure
18:16	AFSELy[2:0] ((y= 8 to 15)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection: 000:AF0 001:AF1 010:AF2 011:AF3 100:AF4 101:AF5 110:AF6 111:AF7
15	Reserved			
14:12	AFSELy[2:0] ((y= 8 to 15)	RW		These bits are written by software to configure alternate function I/O. AFSELy selection:

Bit	Name	R/W	Reset Value	Function
				000:AF0
				001:AF1
				010:AF2
				011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
11	Reserved			TTIAT
11	Reserved			These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
10:8	AFSELy[2:0] ((y= 8 to 15)	RW		010:AF2
10.0	Al OLLY[2.0] ((y=0.10.10)	1000		011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
11	Reserved			
				These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
10:8	AFSELy[2:0] ((y= 8 to 15)	RW		010:AF2
	==-,[=:0] (() = :0 :0)			011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
7	Reserved			
				These bits are written by software to configure
				alternate function I/O.
				AFSELy selection:
				000:AF0
	\ ' / P			001:AF1
6:4	AFSELy[2:0] ((y= 8 to 15)	RW		010:AF2
				011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
3	Reserved			Those hits are written by software to confine
				These bits are written by software to configure alternate function I/O.
				AFSELy selection:
				000:AF0
				001:AF1
0.0	AEOEL-(0:01 //: 0: 45)	DW		010:AF2
2:0	AFSELy[2:0] ((y= 8 to 15)	RW		011:AF3
				100:AF4
				101:AF5
				110:AF6
				111:AF7
		<u> </u>		111.AF <i>I</i>

9.4.11. GPIO port bit reset register (GPIO x_BRR) (x = A, B, C)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Res														
15	14	13	2	11	10	9	8	7	6	5	4	3	2	1	0
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Bit	Name	R/W	Reset Value	Function
31:16	Reserved			
15:0	Bry	RW		y = 150 These bits are write-only. A read to these bots returns the value of 0. 0: No action on the corresponding Ody bit 1: Clear the corresponding Ody bit

9.4.12. GPIO register map

O ff s e t	Reg- ister		30	29		27	26			23			20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
	GPIO A_M ODE R	MODE15[1:0]		MODE14[1.0]	MODE 14[1.0]	MODE13[1:0]	וייסטר ויסן	MODE 12[1.0]	MODE 12[1.0]	MODE11[1:0]	WOCE - 1[1.0]	MODE10[1:0]		MODE 611.01		MODER[1.0]	INICE COL. 1.0]	MODE7[1-0]		MODER[1-0]	MODE OF 1.01	MODEST1-01	[5:-]	MODEAL4:01	MODE 4[1:0]	MODE 2[1.0]	MODES[1.0]	MODE2[1.0]	WODES 1.0]	MODE 11.01	MODE ILI.0]	MODEO[1-0]	[6:-]01-00
	Re- set value		1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0 x 0	GPIO B_M ODE R	MODE15[1:0]		MODE 14[1.0]	MODE 14[1.0]	MODE 13[1.0]	וייסטר ואן ייסטייי	10.17C12C1	וייסטב וצן ו.טן	MODE 1111.01		MODE 10[1.0]		MODE 911-01	[0.1]C-1.0]	MODER[1-0]	MODE OF 1.0]	MODE 7[1:0]	MODE / [1.0]	MODER[1-0]	MODE OF 1.0]	MODE 5[1.0]		MODEAL1-01	MODE 4[1.0]	MODE 2[1.0]	MODES 1.0]	MODE 2[1.0]	MODE 2[1.0]	MODE 414.01	MODE ILI.UJ	MODEO[1.0]	MODE OF 1:01
0	Re- set value	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO C_M ODE R	MODE15[1:0	7	MODE14[1:0	1	MODE13[1:0	1	MODE12[1:0	1	MODE11[1:0]	MODE10[1:0]	MODE 611.01	MODES[1.0]	MODER[1:0]	MODEO[1.0]	MODE7[1:0]	MODE/[1:0]	MODER[1:0]	MODEU I.OJ	MODES[1.0]	MODES 1.0]	MODE 4[4:0]	MODE 4[1.0]	MODE 2[1.0]	MODES 1.0]	MODE2[1:0]	MODE 2 1.0]	MODE 4 [4-0]	MODE ILI.UJ	MODEO[1-0]	MODEOL: 0]
	Re- set value	0 (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0 x 0 4	GPIO C_O TYP ER (x=A, B, C)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT14	OT13	OT12	OT11	OT10	ОТЭ	0.18	OT7	ОТ6	OT5	OT4	ОТЗ	012	OT1	OT0
4	Re- set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	GPIO A_O SPE EDR	OSPEED15[1:	5	OSPEED14[1:	0]	OSPEED13[1:	0]	OSPEED12[1:	0]	OSPEED11[1:	0]	OSPEED10[1:	0]	OSPEED9[1:0	_	OSPEED8[1:0]	OSPEED7[1:0]	OSPEED6[1:0]	OSPEED5[1:0	_	OSPEED4[1:0		OSPEED3[1:0		OSPEED2[1:0]	OSPEED1[1:0		OSPEED0[1:0	_
8	Re- set value	0 (0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

O ff s e t	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	5	4	3	2		0
0 x 0 8	GPIO x_OS PEE DR (x=B, C)	OSPEED15[1:	0]	OSPEED14[1:	[0	OSPEED13[1:	[0	OSPEED12[1:	0]	OSPEED11[1:	[0	OSPEED10[1:	0]	OSPEED9[1-0]	001 555 51.0]	OSPEED8[1.0]	OOF LEDO[1.0]	OSPEED7[1:0]		OSPEED6[1:0]	OOL LEDO[1:0]	OSPEED5[1:0]	001 EED0[1:0]	OSPEEDAI1.01	001 FED-100	OSPEED3[1:0]	OOI EEDO[1:0]	OSPEED2[1:0]	001 5552 1.0]	0.6000000000000000000000000000000000000	OSFEED I[1.0]	OSPEFD0[1:0]	
0	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	GPIO A_P UPD R	[0.1]51/[]di d	[o::]o:a :o :	[0.1]A[1.0]	[o:-] -	PI IPD13[1·0]	[o:-]o	PI IPD12[1·0]	0.121.0	PI IPD11[1·0]	[o::]::a :o :	PI IPD10[1·0]		PI IPD9[1·0]	. 0. 59[1.9]	יייין אַרופו ופ	r Or Dol 1.0J	PI IPD7[1·0]	5::15	PI IPD6[1·0]	r Or DO[1.0]	PI IPD5[1-0]	[6:1]ca 16 1	PI IPDA[14-0]	[o:-]t-0 -	DI IDD3[14:0]	[o:-]ca	PI IPD2[1-0]	0 02[1.0]	וסיגוזגחפו ופ	רטרטון וייטן	PUPDO[1:0]	
С	Re- set value	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	GPIO B_P UPD R	DUPD15[1:0		PUPD14[1:0]	PUPD13[1:0]	PUPD12[1:0]	PUPD11[1:0	[PUPD10[1:0		PI IPD9[1-0]	- G Dal	ם וסיום	r Or Dol 1.0]	PI IPD7[1-0]	5::15	PI IPD6[1·0]	r or pol i.o.	PI IPD5[1-0]	[o:: o::	DI 101/1/101	[o: Fa o	DI IDD 2[1-0]	[o.:]co -	PI IPD 2(1-01	. 0. 040]	וסיוזועםוום	ויטיטין	PUPD0[1:0]	[o::]o
С	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0∢	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	GPIO C_P UPD R	:1]51aANA	[0	PUPD14[1:	0]	PUPD13[1:	[0	PUPD12[1:	[0	PUPD11[1:	[0	PUPD10[1:	[0	PI IPD9[1·0]	. O. Doloj	DI IDDA(1-0]	r Or Dol 1.0J	PI IPD7[1-0]	[c::1]	PI IPD6[1-0]	ו סו ססן י	PI IPD5[1-0]	[o:]oa o	PI IPDA[1-0]	[o:-]t-a o	DI 1003[1-0]	[o:]oa o	[0.1]CUGI IG	. 0. 02[1.0]	ווסי אז אירופו ופ	רטרטין ויטיס	Pt (PD:0/1-0]	
С	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0 x 1	GPIO x_ID R (x=A, B, C)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
0	Re- set value																	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
0 x 1	GPIO x_OD R (x=A, B, C)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OD15	OD14	OD13	OD12	OD11	OD10	6QO	OD8	OD7	OD6	OD5	OD4	OD3	OD2	OD1	OD0
4	Re- set value														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
0 x 1	GPIO x_BS RR (x=A, B,CF	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
8	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 1	GPIO x_LC KR (x=A, B, C)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCK5	LCK4	LCK3	LCK2	LCK1	LCK0
С	Re- set value	e											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
0 x 2 0	GPIO x_AF RL (x=A, B, C)	Å	AFS [3:	EL7 0]	,	,	AFS [3:			A	AFS [3:			A	AFS [3:			A	AFS [3:	EL3 0]	1	A	AFS [3:			,	AFS [3:	EL1 0]		,	AFS [3:	EL0 0]	

O ff s e t	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	œ	7	9	2	4	က	2	1	0
	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 2	GPIO x_AF RH (x=A, B, C)	,	AFS [3:	EL7 0]	,	,	AFS [3:	EL6 :0]	5	ı	AFS [3:		i	,	AFS [3:	EL4 0]	,	,	AFS [3:	EL3 :0]		,	AFS [3:			ļ	AFS [3:	EL1 0]		,	AFS [3:	EL0 0]	
4	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 2	GPIO x_BR R (x=A, B, C)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BRO
8	Re- set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

10. System configuration controller

(SYSCFG)

The devices feature a set of configuration registers. The main purpose of the system configuration controller are:

- Enable or disable I2C Fast Mode Plus on some IO pins
- Remap the memory located at the beginning of the code area
- Manage the external interrupts connected to GPIOs
- Manage robustness features

10.1. System configuration register

10.1.1. SYSCFG configuration register 1 (SYSCFG_CFGR1)

This register is used for specific configuration of memory and control special I/O functions.

Two bits are used to configure the type of memory accessible at address 0x0000 0000. These two bits are used to select the physical remap by software, and bypass the hardware BOOT selection. After reset, these bits take the value configured by the actual boot mode.

Address offset:0x00

Reset value:0x0000 000x(x is the memory mode selected by the actual boot mode configuration)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	I2C_PB6	I2C_PB4	I2C_PB3	I2C_PA2											
S	S	S	S	S	S	S	S	s	S	s	s	_ ANF	_ ANF	_ ANF	_ ANF
												RW	RW		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	Res	Res	MEM_MO	DE											
S	S	S	s	S	S	s	S	s	S	s	s	Kes	Kes	[1:0]	
														RW	

Bit	Name	R/W	Reset Value	Function
	Reserved	RW	Neset value	Read and write
31:20	Reserved	KW	-	I2C FM+ Mode drive capability activation bit.
19	I2C_PB6_FMP	RW	0	0: The pin operates in standard mode.
				1: The pin enables in I2C FM+ mode
				I2C FM+ Mode drive capability activation bit.
18	I2C_PB4_FMP	RW	0	0: The pin operates in standard mode.
				1: The pin enables in I2C FM+ mode
				I2C FM+ Mode drive capability activation bit.
17	I2C_PB3_FMP	RW	0	0: The pin operates in standard mode.
				1: The pin enables in I2C FM+ mode
				I2C FM+ Mode drive capability activation bit.
16	I2C_PA2_FMP	RW	0	0: The pin operates in standard mode.
				1: The pin enables in I2C FM+ mode
17:2	Reserved	RW	0	Read and write
1:0	MEM_MODE [1:0]			Memory mapping selection bit Set and clear by software. They control the mapping of memory at address 0x0000 0000. After reset, these bits take on the actual boot mode configuration values. X0: Main flash, mapped at 0x0000 0000
				01: System flash , mapped at 0x0000 0000
				11: SRAM, mapped at 0x0000 0000

10.1.2. SYSCFG configuration register 2 (SYSCFG_CFGR2)

Address offset:0x18
Reset value: 0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Re	Re	Re	Res	Res	Re	Re	Re	Re	Res	Res	Re	Re	Res
S	S	S	S	S	I/G2	I/G2	S	S	S	S	V62	1,62	S	S	IV62
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															LOCK
Re	Re	Re	Re	Re	ETR_	SRC_	Re	Re	Re	Re	COMP2_BRK	COMP1_BRK	Re	Re	UP
s	S	S	S	S	TII	M1	S	S	S	S	_TIM1	_TIM1	S	S	_LOC
															K
					R'	W					RW	RW			RW

Bit	Name	R/W	Reset Value	Function
31:11	Reserved		-	-
10:9	ETR_SRC _TIM1[1:0]	RW	2'b00	TIMER1 ETR input source selection 2'b00: ETR source from GPIO 2'b01: ETR source from COMP1 2'b10: ETR source from COMP2 2'b11: ETR source from ADC
8:5	Reserved	-	-	-
4	COMP2_BRK _TIM1	RW	0	COMP2 as TIMx break input enable. 0: COMP2 output is not used as TIM1 break input 1: COMP2 output as TIM1 break input
3	COMP1_BRK_ TIM1	RW	0	COMP1 作为 TIMx break 输入使能。 0: COMP1 output is not used as TIM1 break input 1: COMP1 output as TIM1 break input
2:1	Reserved	-	-	-
0	LOCKUP_ LOCK	RW		Cortex-M0+ LOCKUP enable bit Set by software and cleared by system reset.it can enable and lock the LOCKUP(hardfault) output of Cortex-M0+ to the brake input of TIM1. 0: The LOCKUP output of Cortex-M0+ is not connected to the brake input of TIM1. 1: The LOCKUP output of Cortex-M0+ is connected to the brake input of TIM1.

10.1.3. GPIO filtering enable (GPIO_ENS)

Address offset:0x1C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	PC_	ENS
														RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PB_EN	NS							PA_EN	IS			

Bit	Name	R/W	Reset Value	Function
31: 18	reserved	RES	-	reserved
17: 16	PC_ENS[x]	RW	0	Noise filter enable, active high 0: noise filter bypassed 1: noise filter enabled

Bit	Name	R/W	Reset Value	Function
	DD 51101.1	514		Noise filter enable, active high
15: 8	PB_ENS[x]	RW	0	0: noise filter bypassed
				1: noise filter enabled
				Noise filter enable, active high
7: 0	PA_ENS[x]	RW	0	0: noise filter bypassed
				1: noise filter enabled

10.1.4. SYSCFG register map

Of fs et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	1	0
0x 00	SYS- CFG CFG R1	Res.	I2C_PB6_FMP	I2C_PB4_FMP	I2C_PB3_FMP	I2C_PA2_FMP	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	MEM MODE[1:0]												
	Re- set valu e																															X	Х
0x 18	SYS- CFG CFG R2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ETP SPC TIMITION		Res.	Res.	Res.	Res.	COMP2_BRK_TIM21	COMP2_BRK_TIM22	COMP2_BRK_TIM23	Res.	LOCKUP_LOCK												
	Re- set valu e																						0	0					0	0	0		0
0x 1C	GPI O_E NS	Res.	Res.	DO FNO	10 L				oNJ ao								ZN AQ																
	Re- set valu e															0	0			0	0	0	0	0	0			0	0	0	0	0	0

11. Interrupts and events

11.1. Nested vectored interrupt controller (NVIC)

11.1.1. NVIC main features

- 32 maskable interrupt channels (not including the 16 CPUs interrupt lines)
- 4 programmable priority levels (2 bits of interrupt priority are used)
- Low-latency exception and interrupt handling
- Power management control
- Implementation of System Control Registers

The NVIC and the interface of CPU are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. All interrupts including the CPU exceptions are managed by the NVIC.

11.1.2. SysTick calibration value register

The SysTick calibration value is set to 6000, which gives a reference time base of 1 ms with the SysTick clock set to 6 MHz (max f_{HCLk}/8).

11.1.3. Interrupt and exception vectors

	-3 -2 -1 3 5	rived fixed fixed settable	Reset NMI_Handler HardFualt Handler	Reserved Reset Non maskable interrupt. The RCC Clock Security System (CSS)	0x0000_0000 0x0000_0004 0x0000_0008
-	-2 -1 3 5	fixed	NMI_Handler	Reset Non maskable interrupt. The RCC Clock Security System (CSS)	0x0000_0004
-	-1 3 5	fixed		The RCC Clock Security System (CSS)	
-	3 5		HardFualt Handler	is linked to the NMI vector.	0.0000_0006
	5	settable	riarur uait_riariuler	All class of fault	0x0000_000C
_	_		SVCall	System service call via SWI instruction	0x0000_002C
	_	settable	PendSV	Pendable request for system service	0x0000_0038
	6	-	SysTick	System tick timer	0x0000_003C
0	7	-	Reserved	Reserved	0x0000_0040
1	8	-	Reserved	Reserved	0x0000_0044
2	9	-	Reserved	Reserved	0x0000_0048
3	10	settable	Flash	Flash global interrupt	0x0000_004C
4	11	settable	RCC	RCC global interrupt	0x0000_0050
5	12	settable	EXTIO_1	EXTI line[1:0] interrupt	0x0000_0054
6	13	settable	EXTI2_3	EXTI line[3:2] interrupt	0x0000_0058
7	14	settable	EXTI4_15	EXTI line[15:4] interrupt	0x0000_005C
8	15	-	Reserved	Reserved	0x0000_0060
9	16	-	Reserved	Reserved	0x0000_0064
10	17	-	Reserved	Reserved	0x0000_0068
11	18	-	Reserved	Reserved	0x0000_006C
12	19	settable	ADC_COMP	ADC and COMP interrupts (COMP combined with EXTI 17 & 18)	0x0000_0070
13	20	settable	TIM1_BRK_UP_TRG _COM	TIM1 break、update、tigger and com- mutation interrupt	0x0000_0074
14	21	settable	TIM1_CC	TIM1 capture/compare interrupt	0x0000_0078
15	22	-	Reserved	Reserved	0x0000_007C
16	23	-	Reserved	Reserved	0x0000_0080
17	24	settable	LPTIM1	LPTIM interrupt	0x0000_0084
18	25	-	Reserved	Reserved	0x0000_0088
19	26	settable	TIM14	TIM14 global interrupt	0x0000_008C
20	27	-	Reserved	Reserved	0x0000_0090
21	28	-	Reserved	Reserved	0x0000_0094
22	29	-	Reserved	Reserved	0x0000_0098
	30	settable	I2C1	I2C1 global interrupt	0x0000_009C

Posi- tion	Prior- ity	Type of priority	Acronym	Description	Address
24	31	-	Reserved	Reserved	0x0000_00A0
25	32	settable	SPI1	SPI1 global interrupt	0x0000_00A4
26	33	-	Reserved	Reserved	0x0000_00A8
27	34	settable	USART1	USART1 global interrupt	0x0000_00AC
28	35	settable	Reserved	Reserved	0x0000_00B0
29	36	-	Reserved	Reserved	0x0000_00B4
30	37	-	Reserved	Reserved	0x0000_00B8
31	38	-	Reserved	Reserved	0x0000_00BC

^{1.} The grayed cells (the address less than 0x0000 0040) correspond to the Cortex®-M0+ interrupts.

11.2. Extended interrupts and events controller (EXTI)

The extended interrupt and event controller, through configurable (configurable) and direct (direct event) input (Lines), manages the CPU and system wake-up functions, and outputs the following request signals:

- Interrupt request, sent to the int_ctrl module to generate the IRQ of the CPU
- Event request, event input to CPU (RXEV)
- Wake-up request, sent to power management control module

EXTI wakeup request allows the system to wake up from stop mode, interrupt request and event request can also be used in run mode.

EXTI allows to manage up to 21 configurable/direct event lines (19 configurable event lines and 2 direct event lines).

11.2.1. EXTI main features

- The system can wake up through GPIO and specified module (COMP/LPTIM) input events
- Configurable events (from I/O, or peripherals with no state pending bits, peripherals that generate pulses)
 - ✓ Optional valid trigger edge (rising edge/falling edge)
 - ✓ Interrupt pending flag
 - ✓ Independent interrupt and event generation mask bit
 - ✓ Triggered by software
- Direct events (peripherals with associated flags and interrupt pending status bits)
 - ✓ Fixed rising edge trigger
 - ✓ No interrupt pending bit in EXTI module
 - ✓ Independent interrupt and event generation mask bit
 - ✓ No software trigger
- IO port selection

11.2.2. EXTI diagram




Figure 11-1 EXTI diagram

11.2.3. EXTI connection between peripherals and CPU

A peripheral that can generate a wake-up or interrupt event signal in stop mode is connected to the EXTI module.

- A wake-up signal that generates a pulse, or has no interrupt status bits inside the peripheral, is connected to the configurable line of the EXTI module. At this time, the EXTI module generates an interrupt pending bit (this bit needs to be cleared), and the EXTI interrupt will be used as the interrupt signal of the CPU.
- The interrupt and wake-up signal of the peripheral with the associated status bit (the bit is cleared in the peripheral) is connected to the wake-up trigger signal line of the EXTI module.
- All GPIO ports are input to the EXTI MUX module, and can be selected as a system wake-up signal through configurable configuration.

11.2.4. EXTI configurable event trigger wake-up

By configuring the EXTI_SWIER1 register, software can trigger the wake-up function.

There is a corresponding register configuration that triggers a rising edge or falling edge or a double edge to trigger a configurable type event. The hardware detects the input signal of the configurable type event according to the configuration, and generates a corresponding wake-up event or interrupt signal.

The CPU has dedicated interrupt mask registers and event mask registers. The event generated to the CPU after the event is enabled. The only event input signal rxev that is output to the CPU after all events to the CPU are 'OR'ed.

Configurable type events have a unique interrupt pending request register, which is shared with the CPU. The pending register is only set when the CPU Interrupt Mask Register (EXTI_IMR) is configured as unmasked. Each configurable type event corresponds to a CPU external interrupt signal

(some will be multiplexed to the same CPU external interrupt signal). Configurable type event interrupt requires the CPU to confirm through the EXTI_PR register (write 1 to clear).

Note: When a bit of the interrupt pending register (EXTI_PR) remains valid (not cleared), the system cannot enter the low power consumption mode.

11.2.5. EXTI direct type event input wakeup

The direct type event will generate an interrupt in the EXTI module, and will generate an event signal to wake up the system and the CPU subsystem. When the CPU processes the interrupt generated by this type of trigger event, it needs to clear the interrupt status bit of the peripheral module.

11.2.6. EXTI selector

The GPIOs are connected to the 8 external interrupt/event lines in the following manner:




Figure 11-2 External interrupt/event GPIO mapping

The remaining lines are connected as follows:

EXTI line	Line source	Line type
Line 0-15	GPIO	configurable
Line 16	Reserved	
Line 17	COMP 1 output	Configurable
Line 18	COMP 2 output	Configurable
Line 19	Reserved	
Line 20	Reserved	
Line 21	Reserved	
Line 22	Reserved	
Line 23	Reserved	

EXTI line	Line source	Line type
Line 24	Reserved	
Line 25	Reserved	
Line 26	Reserved	
Line 27	Reserved	
Line 28	Reserved	
Line 29	LPTIM	Direct

11.3. EXTI registers

The registers of this peripheral can be accessed with word (32bit), half-word (16bit) and byte (8bit).

11.3.1. Rising trigger selection register (EXTI_RTSR)

Address offset: 0x00

Reset value: 0x0000 0000

Contains only register control bits for configurable events.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	RT18	RT17	Res						
													RW	RW	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 RT7	6 RT6	5 RT5	4 RT4	3 RT3	2 RT2	1 RT1	0 RT0

Seerved Configurable type EXTI line18 rising edge trigger configuration	
18 RT18 RW 0 0: Disable 1: Enable Configurable type EXTI line17 rising edge trigger configuration 17 RT17 RW 0 0: Disable 1: Enable 16:8 Reserved 7 RT7 RW 0 0: Disable 1: Enable Configurable type EXTI line7 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable	
1: Enable Configurable type EXTI line17 rising edge trigger configuration 17 RT17 RW 0 Disable 1: Enable 16:8 Reserved Configurable type EXTI line7 rising edge trigger configuration 7 RT7 RW 0 Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration Configurable type EXTI line6 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger edge tri	ion.
Configurable type EXTI line17 rising edge trigger configuration 0: Disable 1: Enable 16:8 Reserved 7 RT7 RW 0 Configurable type EXTI line7 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable A RT4 RW 0 Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable	
17 RT17 RW 0 0: Disable 11: Enable 16:8 Reserved 7 RT7 RW 0 0: Disable 11: Enable Configurable type EXTI line7 rising edge trigger configuration 12: Enable Configurable type EXTI line6 rising edge trigger configuration 13: Enable Configurable type EXTI line6 rising edge trigger configuration 14: Enable Configurable type EXTI line5 rising edge trigger configuration 15: Enable Configurable type EXTI line4 rising edge trigger configuration 15: Enable Configurable type EXTI line4 rising edge trigger configuration 15: Enable Configurable type EXTI line4 rising edge trigger configuration 15: Enable Configurable type EXTI line4 rising edge trigger configuration 15: Enable	
1: Enable 16:8 Reserved Configurable type EXTI line7 rising edge trigger configuration on the property of th	ion.
1: Enable 16:8 Reserved 7 RT7 RW 0 Disable 1: Enable Configurable type EXTI line7 rising edge trigger configuration 1: Enable Configurable type EXTI line6 rising edge trigger configuration 1: Enable Configurable type EXTI line6 rising edge trigger configuration 1: Enable Configurable type EXTI line5 rising edge trigger configuration 1: Enable Configurable type EXTI line5 rising edge trigger configuration 1: Enable Configurable type EXTI line4 rising edge trigger configuration 1: Enable Configurable type EXTI line4 rising edge trigger configuration 1: Enable Configurable type EXTI line4 rising edge trigger configuration 1: Enable Configurable type EXTI line4 rising edge trigger configuration 1: Enable	
Configurable type EXTI line7 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration 0: Disable 1: Enable RT6 RW 0 Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable RT5 RW 0 Disable 1: Enable RT4 RW 0 Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable 1: Enable	
Configurable type EXTI line7 rising edge trigger configuration RT7 RW 0 Disable 1: Enable Configurable type EXTI line6 rising edge trigger configuration Configurable type EXTI line6 rising edge trigger configuration Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration Configurable 1: Enable Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger con	
1: Enable Configurable type EXTI line6 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 5 RT5 RW 0 Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable	on.
Configurable type EXTI line6 rising edge trigger configuration RW 0 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration RT4 RW 0 0: Disable Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line5 rising edge trigger configuration Configurable	
6 RT6 RW 0 0: Disable 1: Enable Configurable type EXTI line5 rising edge trigger configuration 5 RT5 RW 0 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration 0: Disable 1: Enable	
1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration RT4 RW 0 Disable 1: Enable	on.
1: Enable Configurable type EXTI line5 rising edge trigger configuration 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration Configurable type EXTI line4 rising edge trigger configuration Disable 1: Enable	
5 RT5 RW 0 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 0: Disable 1: Enable	
5 RT5 RW 0 0: Disable 1: Enable Configurable type EXTI line4 rising edge trigger configuration 0: Disable 0: Disable 1: Enable	 on.
1: Enable Configurable type EXTI line4 rising edge trigger configuration 4 RT4 RW 0 Disable 1: Enable	
4 RT4 RW 0 0: Disable 1: Enable	
1: Enable	on.
1: Enable	
Configurable type EXTI line3 rising edge trigger configuration	on.
3 RT3 RW 0 0: Disable	
1: Enable	
Configurable type EXTI line2 rising edge trigger configuration	on.
2 RT2 RW 0 0: Disable	
1: Enable	
Configurable type EXTI line1 rising edge trigger configuration	on.
1 RT1 RW 0 0: Disable	
1: Enable	
0 RT0 RW 0 Configurable type EXTI line0 rising edge trigger configuration	on.

Bit	Name	R/W	Reset Value	Function
				0: Disable
				1: Enable

Configurable lines are edge-triggered, and glitches cannot be generated on these lines. If a rising edge occurs on the configurable interrupt line during a write to the EXTI_RTSR register, the associated Pending bit is not set.

Rising and falling edges can be set on the same line, in which case both edges will generate a trigger condition.

11.3.2. Falling trigger selection register (EXTI_FTSR)

Address offset: 0x04

Reset value: 0x0000 0000

Contains only register control bits for configurable

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	FT18	FT17	Res						
													RW	RW	RW
											_				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 FT7	6 FT6	5 FT5	FT4	3 FT3	2 FT2	1 FT1	O FT0

Bit	Name	R/W	Reset Value	Function
31: 19	Reserved		-	
18	FT18	RW	0	Configurable type EXTI line18 falling edge trigger configuration. 0: Disable 1: Enable
17	FT17	RW	0	Configurable type EXTI line17 falling edge trigger configuration. 0: Disable 1: Enable
16: 8	Reserved			
7	FT7	RW	0	Configurable type EXTI line7 falling edge trigger configuration. 0: Disable
				Enable Configurable type EXTI line6 falling edge trigger configuration.
6	FT6	RW	0	0: Disable
	110	IXW		1: Enable
5	FT5	RW	0	Configurable type EXTI line5 falling edge trigger configuration. 0: Disable 1: Enable
4	FT4	RW	0	Configurable type EXTI line4 falling edge trigger configuration. 0: Disable 1: Enable
3	FT3	RW	0	Configurable type EXTI line3 falling edge trigger configuration. 0: Disable 1: Enable
2	FT2	RW	0	Configurable type EXTI line2 falling edge trigger configuration. 0: Disable 1: Enable
1	FT1	RW	0	Configurable type EXTI line1 falling edge trigger configuration. 0: Disable 1: Enable

Bit	Name	R/W	Reset Value	Function
				Configurable type EXTI line0 falling edge trigger configuration.
0	FT0	RW	0	0: Disable
				1: Enable

Note: The external wakeup lines are edge triggered. No glitches must be generated on these lines.

If a falling edge on an external interrupt line occurs during a write operation to the EXTI_FTSR register, the pending bit is not set.

Rising and falling edges can be set on the same line, in which case both edges will generate a trigger condition.

11.3.3. Software interrupt event register (EXTI_SWIER)

Address offset: 0x08

Reset value: 0x0000 0000

Contains only register control bits for configurable events.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	SW18	SW17	Res						
													RW	RW	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 SW7	6 SW6	5 SW5	4 SW4	3 SW3	2 SW2	1 SW1	0 SW0

Bit	Name	R/W	Reset Value	Function
31: 19	Reserved		-	
18	SWI18	RW	0	Configurable type EXTI line18 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
17	SWI17	RW	0	Configurable type EXTI line17 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
16: 8	Reserved			
7	SWI7	RW	0	Configurable type EXTI line7 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt
6	SWI6	RW	0	This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing) Configurable type EXTI line6 software rising edge trigger configuration. 0: No effect
U	OVVIO	1200	· ·	Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
5	SWI5	RW	0	Configurable type EXTI line5 software rising edge trigger configuration.

Bit	Name	R/W	Reset Value	Function
				0: No effect
				Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
4	SWI4	RW	0	Configurable type EXTI line4 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
3	SWI3	RW	0	Configurable type EXTI line3 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
2	SWI2	RW	0	Configurable type EXTI line2 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
1	SWI1	RW	0	Configurable type EXTI line1 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)
0	SWI0	RW	0	Configurable type EXTI line0 software rising edge trigger configuration. 0: No effect 1: Generate a rising edge trigger event, which in turn generates an interrupt This bit is cleared by hardware, and a read returns 0 (after hardware clearing) or configuration value (before hardware clearing)

11.3.4. Pending register (EXTI_PR)

Address offset: 0x0C

Reset value: 0x0000 0000

Contains only register control bits for configurable events.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Re	Re	Re	Re	Re	Re	Res	Res	Res	Res	Res	PR18	PR17	Res
S	S	S	S	S	S	S	S	1103	1103	1103	1103	1103	1 1010	1 1017	1103
													rc_w	rc_w	
													1	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Re	14 Re	13 Re	12 Re	11 Re	10 Re	9 Re	8 Re	7			-	_	2	1	0
		_			_			7 PR7	6 PR6	5 PR5	4 PR4	3 PR3	2 PR2	1 PR1	PR0
Re	Re	Re	Re	Re	Re	Re	Re	7 PR7 rc_w			-	_	PR2	PR1	PR0

Bit	Name	R/W	Reset Value	Function
31: 19	Reserved	reserved	-	
18	PR18	RC_W1	0	Configurable type EXTI line18 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software
17	PR17	RC_W1	0	trigger event request. Configurable type EXTI line17 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
16: 8	Reserved	-	-	
7	PR7	RC_W1	0	Configurable type EXTI line7 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
6	PR6	RC_W1	0	Configurable type EXTI line6 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
5	PR5	RC_W1	0	Configurable type EXTI line5 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
4	PR4	RC_W1	0	Configurable type EXTI line4 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
3	PR3	RC_W1	0	Configurable type EXTI line3 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.
2	PR2	RC_W1	0	Configurable type EXTI line2 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear. 0: no event request is generated. 1: Generate rising edge/falling edge/software trigger event request.

Bit	Name	R/W	Reset Value	Function
1	PR1	RC W1	0	Configurable type EXTI line1 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear.
			· ·	0: no event request is generated.
				1: Generate rising edge/falling edge/software
				trigger event request.
0	PR0	RC_W1	0	Configurable type EXTI line0 event pending flag. This bit is set when software or hardware generates a rising/falling edge trigger event. Software writes 1 to clear.
	110	10_771	Ü	0: no event request is generated.
				1: Generate rising edge/falling edge/software
				trigger event request.

11.3.5. External interrupt select register 1 (EXTI_EXTICR1)

Address offset:0x60

Reset value:0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	EXT	13[1:0]	Res	Res	Res	Res	Res	Res	EXT	I2[1:0]
						RW	RW							RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 EXT	8 l1[1:0]	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 EXT	0 l0[1:0]

Bit	Name	R/W	Reset Value	Function
31:21	Reserved	-	-	Reserved
25:24	EXTI3[1:0]	RW	0	EXTI3 corresponds to GPIO port selection. 2'b00: PA[3] pin 2'b01: PB[3] pin 2'b11: reserved
23:18	Reserved	-	<u>-</u>	Reserved
17:16	EXTI2[1:0]	RW	0	EXTI2 corresponds to GPIO port selection. 2'b00: PA[2] pin 2'b01: PB[2] pin 2'b11: reserved
15:10	Reserved	-	-	Reserved
9:8	EXTI1[1:0]	RW	0	EXTI1 corresponds to GPIO port selection. 2'b00: PA[1] pin 2'b01: PB[1] pin 2'b10: PC[1] pin 2'b11: reserved
7:2	Reserved	-	-	Reserved
1:0	EXTI0[1:0]	RW	0	EXTI0 corresponds to GPIO port selection. 2'b00: PA[0] pin 2'b01: PB[0] pin 2'b10: PC[0] pin 2'b11: reserved

11.3.6. External interrupt select register 2 (EXTI_EXTICR2)

Address offset:0x64

Reset value:0x0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	EXTI7	Res	Res	Res	Res	Res	Res	Res	EXTI6
							RW								RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 RW	8 EXTI5	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 EXT	0

Bit	Name	R/W	Reset Value	Function
31:25	Reserved	-	-	Reserved
24	EXTI7	RW	0	EXTI7 corresponds to GPIO port selection. 0: PA[7] pin 1: PB[7] pin
23:18	Reserved	-	-	Reserved
17:16	EXTI6	RW	0	EXTI6 corresponds to GPIO port selection. 0: PA[6] pin 1: PB[6] pin
15:9	Reserved	-	-	Reserved
8	EXTI5	RW	0	EXTI5 corresponds to GPIO port selection. 0: PA[5] pin 1: PB[5] pin
7:2	Reserved	-	-	Reserved
1:0	EXTI4[1:0]	RW	0	EXTI4 corresponds to GPIO port selection. 2'b00: PA[4] pin 2'b01: PB[4] pin 2'b11: reserved

11.3.7. Interrupt mask register (EXTI_IMR)

Address offset:0x80

Reset value:0x2000 0000

Note: The interrupt mask bit of the Direct type line is 1 by default, that is, the line is not masked, the mask bit of the configurable line, the default is 0, that is, the line is masked.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	IM29	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	IM18	IM17	Res
		RW											RW	RW	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 IM7	6 IM6	5 IM5	4 IM4	3 IM3	2 IM2	1 IM1	O IMO

Bit	Name	R/W	Reset Value	Function
31:30	Reserved	-	-	-
				EXTI line29 is used as an interrupt to wake up the CPU mask control.
29	IM29	RW	1	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
28:19	Reserved	-	1	-
				EXTI line18 is used as an interrupt to wake up the CPU mask control.
18	IM18	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line17 is used as an interrupt to wake up the CPU mask control.
17	IM17	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
16:8	Reserved	-	•	-
				EXTI line7 is used as an interrupt to wake up the CPU mask control.
7	IM7	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line6 is used as an interrupt to wake up the CPU mask control.
6	IM6	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked

Bit	Name	R/W	Reset Value	Function
	1145	DIA	0	EXTI line5 is used as an interrupt to wake up the CPU mask control.
5	IM5	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line4 is used as an interrupt to wake up the CPU mask control.
4	IM4	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line3 is used as an interrupt to wake up the CPU mask control.
3	IM3	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line2 is used as an interrupt to wake up the CPU mask control.
2	IM2	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line1 is used as an interrupt to wake up the CPU mask control.
1	IM1	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked
				EXTI line0 is used as an interrupt to wake up the CPU mask control.
0	IM0	RW	0	0: interrupt wake-up mask
				1: Interrupt wake-up is not masked

11.3.8. Event mask register (EXTI_EMR)

Address offset: 0x84

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	EM29	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	EM18	EM17	Res
		RW											RW	RW	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 EM7	6 EM6	5 EM5	4 EM4	3 EM3	2 EM2	1 EM1	0 EM0

Bit	Name	R/W	Reset Value	Function
31:30	Reserved			
29	EM29	RW	0	EXTI line29 wakes up the CPU mask control as an event. 0: Event wake-up mask
				•
				1: Event wakeup is not masked
28:19	Reserved	-	-	-
18	EM18	RW	0	EXTI line18 wakes up the CPU mask control as an event.0: Event wake-up mask
				1: Event wakeup is not masked
				EXTI line17 wakes up the CPU mask control as an event.
17	EM17	RW	0	0: Event wake-up mask
				1: Event wakeup is not masked
16:8	Reserved			
7	EM7	RW	0	EXTI line7 wakes up the CPU mask control as an event.
				0: Event wake-up mask

Bit	Name	R/W	Reset Value	Function
				1: Event wakeup is not masked
6	EM6	RW	0	EXTI line6 wakes up the CPU mask control as an event. 0: Event wake-up mask
				Event wake-up mask 1: Event wakeup is not masked
5	EM5	RW	0	EXTI line5 wakes up the CPU mask control as an event. 0: Event wake-up mask
				1: Event wakeup is not masked
4	EM4	RW	0	EXTI line4 wakes up the CPU mask control as an event. 0: Event wake-up mask
				1: Event wakeup is not masked
3	EM3	RW	0	EXTI line3 wakes up the CPU mask control as an event. 0: Event wake-up mask 1: Event wakeup is not masked
2	EM2	RW	0	EXTI line2 wakes up the CPU mask control as an event. 0: Event wake-up mask 1: Event wakeup is not masked
1	EM1	RW	0	EXTI line1 wakes up the CPU mask control as an event. 0: Event wake-up mask 1: Event wakeup is not masked
0	EMO	RW	0	EXTI line0 wakes up the CPU mask control as an event. 0: Event wake-up mask 1: Event wakeup is not masked

11.3.9. EXTI register map

					- 3						4																						
O ff s et	Reg- ister	31	30	29	28	22	26	22	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x 0	EXTI _RTS R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RT18	RT17	Res.	Res	Res	RT7	RT6	RT5	RT4	RT3	RT2	RT1	RTO												
0	Reset value														0	0																	
0x 0	EXTI _FTS R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FT18	FT17	Res	Res	Res	Res	Res	Res	Res	Res	Res	FT7	FT6	FT5	FT4	FT3	FT2	FT1	FT0						
4	Reset value														0	0										0	0	0	0	0	0	0	0
0x 0	EXTI _SWI ER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWI18	SWI17	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SWI7	SWI6	SWI5	SWI4	SWI3	SWI2	SWI1	SWIO						
8	Reset value														0	0										0	0	0	0	0	0	0	0
0x 0	EXTI _PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PR18	PR17	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0						
0 C	Reset value														0	0										0	0	0	0	0	0	0	0
0x 1 0- 0x 5 C	Re- serve d	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.						
0x 6 0	EXTI _EX- TICR 1	Res.	Res.	Res.	Res.	Res.	Res.	10. FIGURA :0.1	EA113[1:0]	Res.	Res.	Res.	Res.	Res.	Res.	EXTI2[1:0]	LA112[1.0]	Res.	Res.	Res.	Res.	Res.	Res.	EXT11[1:0]	[2:-]	Res.	Res.	Res.	Res.	Res.	Res.	EXTINI1-01	[0:1]
	Reset value							0	0							0	0							0	0							0	0

O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	ဗ	2	1	0
0x 6 4	EXTI _EX- TICR 2	Res.	EXTI7	Res.	EXTI6	Res.	EXT15	Res.	Res.	Res.	Res.	Res.	Res.	EXTIAI1-01	· · · · · · · · · · · · · · · · · · ·																		
	Reset value								0								0								0							0	0
0x 6	EXTI _EX- TICR 3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res							
8	Reset value																																
0x 6 C- 0x 7 C	Re- serve d	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							
0x 8	EXTI _IMR	Res.	Res.	IM29	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	IM18	IM17	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	IM7	IM6	IM5	IM4	IM3	IM2	IM1	IMO
0	Reset value			1											0	0										0	0	0	0	0	0	0	0
0x 8	EXTI _EM _R	Res.	Res.	EM29	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	EM18	EM17	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	EM7	EM6	EM5	EM4	EM3	EM2	EM1	EMO
4	Reset value			0											0	0							4			0	0	0	0	0	0	0	0

12. Cyclic redundancy check calculation unit (CRC)

12.1. Introduction

According to the generator polynomial, the CRC calculation unit will operate the input 32-bit data to generate a CRC result.

12.2. CRC main features

- Uses CRC-32 (ethernet) polynomial: 0x4C11DB7

 X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1
- Support 32-bit data input
- A single input/output 32 data and result output share one register
- 8-bit register for general purpose (can be used as temporary storage)
- Computation time: 4 AHB clocks for 32bits data

12.3. CRC functional description

12.3.1. CRC block diagram




Figure 12-1 CRC calculation unit block diagram

The CRC calculation unit contains a 32-bit data register:

- When writing to this register, as an input register, new data to be calculated by CRC can be input.
- When the register is read, the result of the last CRC calculation is returned.

Each time a data register is written, the result of the calculation is the combination of the previous CRC calculation and the new calculation (CRC is calculated on the entire 32-bit word, not byte by byte).

While the CRC is being calculated, writes are blocked until the end of the CRC calculation.

The register CRC_DR can be reset to 0xFFFF FFFF by setting the RESET bit of the register CRC_CR. This operation does not affect the data in register CRC_IDR.

12.4. CRC registers

12.4.1. Data register (CRC_DR)

Address offset:0x00

Reset value:0xFFFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DR[31:16]							
							F	RW							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DR	[15:0]							

Bit	Name	R/W	Reset Value	Function
31:0	DR	RW	32'hFFFFFFF	Data register When writing new data, it is used as an input register. When read, the previous CRC calculation result is retained.

12.4.2. Independent data register (CRC_IDR)

Address offset:0x04

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7	6	5	4 IDR[_	2	1	0

Bit	Name	R/W	Reset Value	Function
31:8	Reserved		-	
7:0	IDR[7:0]	RW	0	General purpose 8bit data register These bits are used as temporary storage for one byte. This register is not reset by the RESET bit of the CRC_CR register.

12.4.3. Control register (CRC_CR)

Address offset:0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	RE- SET														
															W

Bit	Name	R/W	Reset Value	Function
31:1	Reserved		1	
0	RESET		0	This bit is set by software to reset the CRC calculation unit. This bit can only be set and is automatically cleared by hardware.

12.4.4. CRC register map

Of fs et	Reg iste r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
0x	CR C_D R		DR[31:0]																														
00	Re- set valu e	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0x	CR C_I DR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		IDR[7:0]						
04	Re- set valu e																									0	0	0	0	0	0	0	0
0x	CR C_C R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res,	Res.	RESET
08	Re- set valu e																																0

13. Analog-to-digital converter (ADC)

13.1. Introduction

The chip has a 12-bit SARADC (successive approximation analog-to-digital converter). The module has a total of 10 channels to be measured, including 8 external channels and 2 internal channels.

The conversion mode of each channel can be set to single, continuous, discontinuous mode. Conversion results are stored in left or right-aligned 16-bit data registers.

The analog watchdog feature allows the application to detect if the input voltage goes outside the user-defined higher or lower thresholds.

An efficient low-power mode is implemented to allow very low consumption at low frequency.


13.2. ADC main features

- High performance
 - > 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
 - > ADC conversion time: 1.33µs@12bit (0.75 MHz)
 - Self-calibration
 - Programmable sampling time
 - Programmable data alignment mode
- Low-power
 - Application can reduce PCLK frequency for low-power operation while still keeping optimum ADC performance.
 - Automatic delayed transition mode: prevents ADC overrun in applications with low frequency PCLK
- Analog input channels
 - 8 external analog inputs
 - 1 channel fo internal temperature sensor
 - 1 channel for internal reference voltage channel (VREFINT)
- Start-of-conversion can be initiated:
 - By software
 - By hardware triggers with configurable polarity (TIM1)
- Conversion modes
 - single mode: Can convert a single channel or can scan a sequence of channels
 - continuous mode: Continuous mode converts selected inputs continuously
 - discontinuous mode: Convert selected channel once per trigger
- Interrupt generation
 - At the end of sampling
 - At the end of conversion
 - At the end of sequence conversion
 - In case of analog watchdog
 - Overrun events

Analog watchdog

13.3. ADC functional description

13.3.1. ADC diagram






Figure 13-1 ADC channel with analog switch

13.3.2. Calibration (ADCAL)

The ADC has a calibration function. During the procedure, the ADC calculates a calibration factor for internal use within the ADC. The application must not use the ADC during calibration and must wait until it is complete.

Before using ADC conveision, calibration operations should be carried out. Calibration is used to eliminate offset errors caused by process changes between chips.

Calibration operations include software calibration.

ADC software calibration

The software can set ADCAL = 1 to start the calibration. The calibration only the system clock can be selected as the ADC clock. ADCAL is cleared by hardware when calibration is complete, and Avaliable from ADC_CALFACTOR register reads the calibration factor. The calibration factor will be maintained until system reset is generated.

When the working conditions of the ADC change (the change in VCC is the main factor for the offset of the ADC, followed by the change in temperature), it is recommended to perform a re-calibration operation.

Calibration software procedure:

- CKMODE selects the system clock
- Set ADCAL = 1
- Wait until ADCAL=0

13.3.3. ADC on-off control (ADEN)

At MCU power-up, the ADC is disabled and put in power-down mode (ADEN = 0).

The ADCEN bit is used to turn on or off ADC at control bit.

The following is the process to enable ADC:

The ADEN bit of the ADC_CR register is set to 1

ADC conversions are also initiated by setting ADSRART or (if triggered) by an external trigger event.

The following is the procedure for disabling the ADC:

Check that ADSTART in the ADC_CR register is 0 to ensure the ADC is not in the process of converting. If ADSTART=0 and ADEN=1,the ADC is disabled to set ADDIS in ADC_CR register to 1. If necessary, set ADSTP in the ADC_CR register to 1 to stop the ongoing ADC conversion, and wait for ADSTP to be cleared by hardware (cleared to 0 means the conversion is stopped).

Warning: ADEN bit cannot be set to 1 during 4 ADC clocks after ADCAL is cleared by hardware and ADCAL = 1.




Figure 13-2 Enabling/disabling the ADC

13.3.4. ADC Clock

The ADC has a dual clock-domain architecture, so that the ADC can be fed with a clock (ADC_CLK) independent from the APB clock (PCLK). ADC_CLK can be generated by two possible clock sources.




Figure 13-3 ADC clock scheme

ADC clock source	CKMODE[3:0]	分频系数	Latency between the trigger event and the start of conversion (T is the clock period)
	0000	1	0
	0001	2	0
	0010	4	0
PCLK	0011	8	0
FOLK	0100	16	0
	0101	32	0
	0110	64	0
	0111		/
	1000	1	0
	1001	2	0
	1010	4	0
HSI	1011	8	0
ПЭІ	1100	16	0
	1101	32	0
	1110	64	0
	1111	/	

Table 13-1 Delay between trigger and conversion start

13.3.5. Configuring the ADC

Software must write to the ADCAL and ADEN bits in the ADC_CR register if the ADC is disabled (ADEN must be 0). Software must rewrite to the ADSTART bit in the ADC_CR register only if the ADC is enabled and there is no pending request to disable the ADC(ADEN=1).

For all the other control bits in the ADC_IER, ADC_CFGRi, ADC_SMPR, ADC_TR and ADC_CCR registers, software must only write to the configuration control bits if the ADC is enabled (ADEN = 1) and if there is no conversion ongoing (ADSTART = 0). ADC_CHSELR is writted with ADEN = 0 and ADSTART = 0.

Software must only write to the ADSTP bit in the ADC_CR register if the ADC is enabled and there is no pending request to disable the ADC (ADSTART = 1).

13.3.6. Channel selection (CHSEL, SCANDIR)

There are up to 11 multiplexed channels:

- 8 analog inputs from GPIO pins (ADC_IN0...ADC_IN9)
- 2 internal analog inputs (Temperature Sensor, Internal Reference Voltage)

It is possible to convert a single channel or to automatically scan a sequence of channels.

The sequence of the channels to be converted must be programmed in the ADC_CHSELR channel selection register: each analog input channel has a dedicated selection bit.

The order in which the channels will be scanned can be configured by programming the bit SCAN-DIR bit in the ADC_CFGR1 register:

- SCANDIR = 0: forward scan Channel 0 to Channel 9
- SCANDIR = 1: backward scan Channel 9 to Channel 0

The temperature sensor is connected to channel ADC_IN8 (TS_VIN) . The internal voltage reference is connected to channel ADC_IN9 (VREFINT) .

13.3.7. Programmable sampling time (SMP)

Before starting a conversion, the ADC needs to establish a direct connection between the voltage source to be measured and the embedded sampling capacitor of the ADC. This sampling time must be enough for the input voltage source to charge the sample and hold capacitor to the input voltage level.

Having a programmable sampling time allows to trim the conversion speed according to the input resistance of the input voltage source.

The ADC samples the input voltage for a number of ADC clock cycles that can be modified using the SMP[2:0] bits in the ADC_SMPR register. This programmable sampling time is common to all channels. If required by the application, the software can change and adapt this sampling time between each conversions.

The total conversion time is calculated as follows:

tconv = Sampling time + (Convert resolution +0.5) x ADC clock cycles

For example:

When ADC_CLK = 16MHz, the resolution is 12 bits, and the sampling time is 3.5 ADC clock cycles:

tconv = (3.5 + 12.5) x ADC clock period = 16 x ADC clock period = 1 µs

The ADC indicates the end of the sampling phase by setting the EOSMP flag.

13.3.8. Single conversion mode (CONT = 0, DISCEN = 0)

In Single conversion mode, the ADC performs a single sequence of conversions, converting all the channels once. This mode is selected when CONT = 0, DISCEN = 0 in the ADC_CFGR1 register. ADC conversions can be initiated in two ways:

- Set ADSTART bit in ADC_CR register
- Hardware trigger events

Inside the sequence, after each conversion is complete:

- The converted data are stored in the 16-bit ADC_DR register
- The EOC (end of conversion) flag is set
- An interrupt is generated if the EOCIE bit is set

After the sequence of conversions is complete:

- The EOSEQ (end of sequence) flag is set
- An interrupt is generated if the EOSIE bit is set

Then the ADC stops until a new external trigger event occurs or the ADSTART bit is set again.

Note: To convert a single channel, program a sequence with a length of 1.

13.3.9. Continuous conversion mode (CONT = 1)

In continuous conversion mode, when a software or hardware trigger event occurs, the ADC performs a sequence of conversions, converting all the channels once and then automatically re-starts and continuously performs the same sequence of conversions. This mode is selected when CONT = 1 in the ADC_CFGR1 register.

Conversion is started by either:

- Setting the ADSTART bit in the ADC_CR register
- Hardware trigger event

Inside the sequence, after each conversion is complete:

- The converted data are stored in the 16-bit ADC_DR register
- The EOC (end of conversion) flag is set
- An interrupt is generated if the EOCIE bit is set

After the sequence of conversions is complete:

- The EOSEQ (end of sequence) flag is set
- An interrupt is generated if the EOSEQIE bit is set

Then, a new sequence restarts immediately and the ADC continuously repeats the conversion sequence.

Note: To convert a single channel, program a sequence with a length of 1

It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both bits DISCEN = 1 and CONT = 1.

13.3.10. Discontinuous conversion mode (DISCEN = 1)

This mode is enabled by setting the DISCEN bit in the ADC_CFGR1 register.

In this mode (DISCEN = 1), a hardware or software trigger event is required to initiate each conversion defined in a sequence.

Conversely, when DISCEN = 0, a hardware or software trigger event can initiate all conversions defined in a sequence.

For example:

DISCEN = 1, the channels to be converted are: 0, 3, 7, 10

- 1st trigger: Channel 0 is converted and an EOC event occurs
- 2nd trigger: Channel 3 is converted and an EOC event occurs
- 3rd trigger: Channel 7 is converted and an EOC event occurs
- 4th trigger: Channel 10 is converted and EOC and EOSEQ events are generated
- 5th trigger: Channel 0 is converted and an EOC event occurs
- 6th trigger: Channel 3 is converted and an EOC event occurs

- ...

DISCEN=0, The channels to be converted are: 0, 3, 7, 10

- 1st Trigger: The entire complete sequence of conversions, in turn, channels 0, 3, 7, and 10. Each conversion is completed, an EOC event is generated, and the conversion to the last channel generates an EOSEQ event in addition to the EOC.
- Any trigger event restarts the complete sequence conversion

Note: It is impossible to have the ADC in continuous mode and continuous conversion mode at the same time, in this case (DISCEN = 1, CONT = 1), it behaves as a single conversion mode.

13.3.11. Starting conversions (ADSTART)

Software starts ADC conversion with setting ADSTART = 1.

When ADSTART is set, the conversion:

- When EXTEN = 0x0 (software trigger), start immediately
- When if EXTEN ≠ 0x0, start at the next selected hardware trigger valid edge

The ADSTART bit is also used to indicate whether an ADC conversion operation is currently in progress. When ADSTART = 0, the ADC can be reconfigured, indicating that the ADC is idle at this time.

ADSTART bit can be cleared by hardware.

- One-shot conversion mode is triggered by software (CONT = 0, EXTSEL = 0x0)
 - After sequence conversion is complete (EOSEQ = 1)
- Discontinuous conversion mode is triggered by software (CONT = 0, DISCEN = 1, EXTSEL = 0x0)
 - After conversion is complete (EOC = 1)
- In all cases (CONT = X, EXTSEL = X)
 - After the software calls and executes the ADSTP procedure

Note: In continuous mode (CONT = 1), the ADSTART bit cannot be cleared by hardware caused by EOSEQ because it automatically restarts the sequence conversion. When the hardware trigger is selected as single conversion mode (CONT = 0 and EXTSEL = 0x01), ADSTART will not be cleared by hardware after the EOSEQ flag is set. This avoids the need for software to reset the ADSTART bit and ensures that no hardware trigger event is missed.

13.3.12. Conversion time

The time used for conversion consists of the start conversion time and the successive approximation time related to conversion resolution.

```
t_{ADC} = t_{SMPL} + t_{SAR} = \left[ \ 3.5_{|min} + 12.5_{|12bit} \right] * t_{ADC\_CLK}  t_{ADC} = t_{SMPL} + t_{SAR} = \ 218.75 n_{S|min} + 781.25 \ n_{S|12bit} = 1 \ \mu_{S|min} \ (for \ f_{ADC\_CLK} = 16 \ MHz)
```




Figure 13-4 analog to digital conversion timing

13.3.13. Stopping an ongoing conversion (ADSTP)

The software can decide to stop any ongoing conversions by setting ADSTP = 1 in the ADC_CR register. This will reset the ADC operation and the ADC will be idle, ready for a new operation.

When the ADSTP bit is set by software, any ongoing conversion is aborted and the result is discarded (ADC_DR register is not updated with the current conversion).

The scan sequence is also aborted and reset (meaning that restarting the ADC would restart a new sequence).

Once this procedure is complete, the ADSTP and ADSTART bits are both cleared by hardware.




Figure 13-5 Stop timing

13.4. Conversion on external trigger and trigger polarity (EXTSEL, EXTEN)

A conversion or a sequence of conversion can be triggered either by software or by an external event (for example timer capture, input pin). If the EXTEN[1:0] control bits are not equal to "00", then external events are able to trigger a conversion with the selected polarity. The trigger selection is effective once software has set bit ADSTART = 1.

Any hardware triggers which occur while a conversion is ongoing are ignored.

If bit ADSTART = 0, any hardware triggers which occur are ignored.

Source	EXTEN[1:0]
--------	------------

Trigger detection disabled	00
Detect on rising edge	01
Detect on falling edge	10
Detects on rising and falling edges	11

Note: The polarity of the external trigger can be changed only when the ADC is not converting (ASTART = 0). The EXTSEL[2:0] control bits are used to select events that can trigger conversions.

The following table shows possible external triggers for rule transitions. A software source trigger event can be generated by setting the ADSTART bit in the ADC_CR register.

Figure 13-2 External trigers

Name	source	EXTSEL[2:0]
EXT0	TIM1_TRGO	000
EXT1	TIM1_CC4	001

Note: The trigger selection can be changed only when the ADC is not converting

13.4.1. Fast conversion mode

It is possible to obtain faster conversion times (t_{SAR}) by reducing the ADC resolution. The resolution can be configured to be either 12, 10, 8, or 6 bits by programming the RES[1:0] bits in the ADC_CFGR1 register. Lower resolution allows faster conversion times for applications where high data precision is not required.

Lower resolution mode reduces the conversion time of successive approximation as shown in the table below:

RESSEL [1:0]	t _{SAR} (ADC clock cy- cles)	t _{SAR} (ns) @ fADC = 24MHz	t _{SMP} (ADC clock cy- cles)	t _{ADC} (t _{SMP} = 3.5) (ADC clock cycles)	t _{CONV} (ns) @ f _{ADC} = 24MHz
12	12.5	521ns	3.5	16	667ns
10	10.5	438ns	3.5	14	583ns
8	8.5	396ns	3.5	12	500ns
6	6.5	271ns	3.5	10	417ns

13.4.2. End of conversion, end of sampling phase (EOC, EOSMP flags)

The ADC indicates each end of conversion (EOC) event.

The ADC sets the EOC flag in the ADC_ISR register as soon as a new conversion data result is available in the ADC_DR register. An interrupt can be generated if the EOCIE bit in the ADC_IER register is set to 1. The EOC flag is cleared by software either by writing 1 to it, or by reading the ADC_DR register.

The ADC also indicates the end of sampling phase by setting the EOSMP flag in the ADC_ISR register. The EOSMP flag is cleared by software by writing1 to it. An interrupt can be generated if the EOSMPIE bit in the ADC_IER register is set to 1.

13.4.3. End of conversion sequence (EOSEQ flag)

The ADC notifies the application of each end of sequence (EOSEQ) event.

The ADC sets the EOSEQ flag in the ADC_ISR register as soon as the last data result of a conversion sequence is available in the ADC_DR register. An interrupt can be generated if the EOSEQIE bit in the ADC_IER register is set to 1. The EOSEQ flag is cleared by software by writing 1.

13.4.4. Example timing diagrams




Figure 13-6 Single conversions of a sequence, software trigger

- 1. EXTEN=0x0, CONT=0
- 2. CHSEL=0x20601, WAIT=0




Figure 13-7 Continuous conversion of a sequence, software trigger

- 1. EXTEN=0x0, CONT=1,
- 2. CHSEL=0x20601, WAIT=0




Figure 13-8 Single conversions of a sequence, hardware trigger

- 1. EXTSEL=TRGx, EXTEN=0x1 (rising edge), CONT=0
- 2. CHSEL=0xF, SCANDIR=0




Figure 13-9 Continuous conversion of a sequence, software trigger

- 1. EXTSEL=TRGx, EXTEN=0x2 (falling edge), CONT=1
- 2. CHSEL=0xF, SCANDIR=0, WAIT=0

13.5. Data management

13.5.1. Data register and data alignment (ADC_DR, ALIGN)

At the end of each conversion (when an EOC event occurs), the result of the converted data is stored in the ADC_DR data register which is 16-bit wide.

The format of the ADC_DR depends on the configured data alignment and resolution. The ALIGN bit in the ADC_CFGR1 register selects the alignment of the data stored after conversion. Data can be right-aligned (ALIGN = 0) or left-aligned (ALIGN = 1).

ALIGN	RESSEL	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	0X0		0)	(0			DATA[11:0]													
0	0X1		0)	(0		DATA[9:0]										(0	(0			
0	0X2		0)	(0					DATA	٦[7:0]				0x0						
	0X3		0)	(0		DATA[6:0]								0X0						
	0X0					DATA[11:0]									0)	(0				
4	0X1					DATA[9:0]						0>	(0		0X0					
'	0X2				DATA	\[7:0] 0x						0x0			0X0					
=	0X3			DATA	ا [6:0]	0X0							0X0							

13.5.2. ADC overrun (OVR, OVRMOD)

The overrun flag (OVR) indicates a data overrun event, when the converted data was not read in time by the CPU, before the data from a new conversion is available.

The OVR flag is set in the ADC_ISR register if the EOC flag is still at '1' at the time when a new conversion completes. An interrupt can be generated if the OVRIE bit is set in the ADC_IER register. When an overrun event occurs, the ADC keeps operating and can continue to convert unless the software decides to stop and reset the sequence conversion. The software can be used to set the ADSTP bit to 1 in the ADC_CR register to stop ADC converting, and the OVR flag can be cleared by software by writing 1 to it.

It is possible to configure if the data is preserved or overwritten when an overrun event occurs by programming the OVRMOD bit in the ADC_CFGR1 register:

■ OVRMOD=0

- An overrun event preserves the data register from being overwritten: the old data is maintained and the new conversion is discarded. If OVR remains at 1, further conversions can be performed but the resulting data is discarded.

■ OVRMOD=1

- The data register is overwritten with the last conversion result and the previous unread data is lost. If OVR remains at 1, further conversions can be performed and the ADC_DR register always contains the data from the latest conversion.




Figure 13-10 Overrun

13.5.3. Managing conversion sequences without DMA

If the ADC conversion is slow enough, then the conversion sequence can be controlled by software. In this case, software application of the EOC flag and its associated interrupts will go through each conversion data. At the end of each conversion, we can see that the EOC bit in the ADC_ISR register is set and the conversion value in the ADC_DR register can be read at this time. the OVRMOD bit in the ADC_CFGR1 register can be configured to 0 to manage overshoot events.

13.5.4. Conversion without DMA and overflow detection

There are often applications that convert one or more channels and do not require the results to be read every time they are converted. In this case, the OVRMOD bit must be set to 1 and the software should ignore the OVR flag. When OVRMOD=1, an overshoot event cannot prevent the ADC from continuing to convert and the data in the ADC_DR register is always the last converted data.

13.6. Low-power features

13.6.1. Automatic latency conversion mode

Automatic latency conveision mode can be used to simplify software as well as optimizing the performance of applications. It is not easy to generate ADC overrun in this mode.

When the WAIT bit is set to 1 in the ADC_CFGR1 register, a new conversion can start only if the previous data has been treated(For example,once the ADC_DR register has been read or if the EOC bit has been cleared). This is a way to automatically adapt the speed of the ADC to the speed of the system that reads the data.

Note: Any hardware triggers which occur while a conversion is ongoing or during the wait time preceding the read access are ignored.




Figure 13-11 Automatic latency conversion mode

- 1. EXTEN=0x0, CONT=1
- 2. CHSEL=0x3, SCANDIR=0

13.7. Analog window watchdog

The AWD analog watchdog feature is enabled by setting the AWDEN bit in the ADC_CFGR1 register. It is used to monitor that either one selected channel or all enabled channels remain within a configured voltage range (window).

The AWD analog watchdog status bit is set if the analog voltage converted by the ADC is below a lower threshold or above a higher threshold. These thresholds are programmed in the 12 least significant bits of the ADC_HTR and ADC_LTR 16-bit registers. An interrupt can be enabled by setting the AWDIE bit in the ADC_IER register. The AWD flag is cleared by software by writing 1 to it. When converting a data with a resolution of less than 12-bit (according to bits DRES[1:0]), the programmed thresholds must be kept cleared because the internal comparison is always performed on the full 12-bit raw converted data (left aligned).

Note: ADC analog input channel 0 does not support a single channel analog watchdog function.

Analog Watchdog comparison between: Resolution comments bits Raw converted data, left aligned thresholds 00: 12-bit DATA[11:0] LT[11:0] and HT[11:0] The user must configure LT[1:0] 01: 10-bit DATA[11:2],00 LT[11:0] and HT[11:0] and HT[1:0] to 00 The user must configure LT[3:0] 10: 8-bit DATA[11:4],0000 LT[11:0] and HT[11:0] and HT[3:0] to 0000 The user must configure LT[5:0] 11: 6-bit DATA[11:6],000000 LT[11:0] and HT[11:0] and HT[5:0] to 000000

Table 13-3 Analog watchdog comparison




Figure 13-12 Analog watchdog guarded area

Table 13-4 Analog watchdog channel selection

Channels guarded by the analog watchdog	AWDSGL bit	AWDEN bit
None	x	0
All channels	0	1
Single channel	1	1

13.7.1. ADC_AWD_OUT signal output generation

The analog watchdog is associated with an internal hardware signal, ADC_AWD_OUT is directly connected to the ETR input (external trigger) of the on-chip timer TIM1.

When the analog watchdog is enabled, ADC_AWD_OUT is activated:

- When the conversion of the channel selected by AWDCH exceeds the programmed threshold, ADC_AWD_OUT will be set.
- After the conversion of the next channel selected by AWDCH, ADC_AWD_OUT is reset within the programmed threshold. It will remain at 1 if the next protected transition still exceeds the programmed threshold.
- ADC_AWD_OUT is also reset when ADC is disabled. Note that stopping conversion (ADSTP set to 1) may clear the ADC_AWDx_OUT state.
- Channels not selected as analog watchdog do not affect ADC_AWD_OUT status bits.

The AWD flag is set by hardware and reset by software: the AWD flag has no effect on the generation of ADC_AWD_OUT (eg, if the flag is not cleared by software, ADC_AWDx_OUT can toggle while the AWDx flag remains at 1).

The ADC_AWD_OUT signal is generated by the PCLK domain.

AWD comparison is performed at the end of each ADC conversion.

13.8. Temperature sensor and internal reference voltage

A temperature sensor can be used to measure the junction temperature (TJ) of the device.

The temperature sensor is internally connected to the ADC input channel, which can be used to convert the sensor's voltage value to a numerical value. The sampling time of the temperature sensor must be greater than the minimum value of Ts_temp given in the datasheet. When the temperature sensor is not in use, the sensor can be placed in a power-down mode.

The output voltage of the temperature sensor varies linearly with temperature, but each chip has subtle differences related to process variables. In order to improve this accuracy, the calibration value of each chip will be individually given by the product test and saved in the system storage area.

The internal voltage reference (VREFINT) provides a regulated voltage output to the ADC and comparator.

Note: The TSVREF bit must be set to activate two internal channels: temperature sensor, VREFINT.




Figure 13-13 TS and VREFINT channel

How to use the temperature sensor to read the temperature:

- 1. Select ADC1_IN11 input channel
- 2. Select an appropriate sampling time according to the device specification
- Set the TSEN bit in the ADC_CCR register to wake up the temperature sensor from power down mode
- 4. Start ADC conversion with ADSTART bit set in ADC_CR register (external trigger is also available)
- 5. Read VSENSE conversion data from ADC_DR register
- 6. Count the temperature using the following formula:

$$Temperature(in \, ^{\circ}\text{C}) = \frac{85 \, ^{\circ}\text{C} - 30 \, ^{\circ}\text{C}}{TS_{CAL2} - TS_{CAL1}} \times (TS_{DATA} - TS_{CAL1}) + 30 \, ^{\circ}\text{C}$$

TS_{CAL2} represents the calibration value of the 85°C temperature sensor, the calibration value storage Address offset: 0x1FFF 0F18

TS_{CAL1} represents the calibration value of the 30°C temperature sensor, the calibration value storage Address offset: 0x1FFF 0F14

TSDATA is the actual output value converted by the ADC

Note: When the sensor wakes up from power-down mode, it needs a start-up time to correctly output VSENSE, and the ADC also has a start-up time after power-on.

To reduce this delay, you need to set the ADEN and TSEN bits at the same time.

Calculating the actual Vcc voltage using the internal reference voltage

$$VREFINT = 1.2V = \frac{ADC_DATAx}{4095} \times VCC$$

Calculating the Vchannnel voltage using the the actual Vcc

$$VCHANNEL = \frac{ADC_DATAx}{4095} \times VCC$$

VREFINT is fixed at 1.2V

VCHANNEL is the channel voltage,

ADC_DATA is the conversion data in ADC_DR,

4096 is represented as 12 bits.

Microcontrolled VDDA power supply is easily affected or the value is not very clear. The internal voltage reference (VREFINT) and calibration data obtained from Vdda=.3V ADC during production can be used to evaluate the true voltage level of Vdda.

13.9. ADC interrputs

ADC interrupts can be generated by any of the following events:

- End of any conversion (EOC flag)
- End of sequence conversion (EOS flag)
- When analog watchdog detection occurs (AWD flag)
- Occurs when the sampling phase ends (EOSMP flag)
- When data overshoot occurs (OVR flag)

Separate interrupt enable bit for flexible setting of ADC interrupts

Interrput event **Event flag Enable control bit** End of conversion **EOC EOCIE** End of sequence of conversions **EOS EOSIE** Analog watchdog status bit is set **AWD AWDIE EOSMP EOSMPIE** End of sampling phase Overrun **OVR OVRIE**

Table 13-5 ADC interrput

13.10. ADC regiseters

13.10.1. ADC interrupt and status register (ADC_ISR)

Address offset: 0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
		Þ													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 AWD	6 Res	5 Res	4 OVR	3 EOSEQ	2 EOC	1 EOSMP	0 Res

Bit	Name	R/W	Reset Value	Function
31:8	Re- served	-	-	-
7	AWD	RC_W1	0	Analog watchdog flag

Bit	Name	R/W	Reset Value	Function
				This bit is set by hardware when the converted voltage crosses the values programmed in the ADC_LTR and ADC_HTR registers. It is cleared by software writing 1 to it.
				0: No analog watchdog event occurred (or the flag event was already
				acknowledged and cleared by software)
				1: Analog watchdog event occurred
6:5	Re- served	ı	-	-
4	OVR	RC_W1	0	ADC overrun This bit is set by hardware when an overrun occurs, meaning that a new conversion has complete while the EOC flag was already set. It is cleared by software writing 1 to it. 0: No overrun occurred (or the flag event was already acknowledged and cleared by software) 1: Overrun has occurred
3	EOSEQ	RC_W1	0	End of sequence flag This bit is set by hardware at the end of the conversion of a sequence of channels selected by the CHSEL bits. It is cleared by software writing 1 to it. 0: Conversion sequence not complete (or the flag event was already acknowledged and cleared by software) 1: Conversion sequence complete
2	EOC	RC_W1	0	End of conversion flag This bit is set by hardware at the end of each conversion of a channel when a new data result is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register. 0: Channel conversion not complete (or the flag event was already acknowledged and cleared by software) 1: Channel conversion complete
1	EOSMP	RC_W1	0	End of sampling flag This bit is set by hardware during the conversion, at the end of the sampling phase. It is cleared by software by programming it to '1'. 0: Not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software) 1: End of sampling phase reached
0	Re- served	-	-	

13.10.2. ADC interrupt enable register (ADC_IER)

Address offset: 0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Res	Res	Re	Re	Res	Res	Re	Res	Re						
S	s	S	S	S	S	S	100	1703	S	S	1703	1103	S	1703	S
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	Re.	AWDI	Re	Re	OVRI	EOSE	EO	EOSMPI	Re						
S	S	s	S	s	S	s	S	Е	s	s	Е	QIE	CIE	Е	S
								rw			rw	rw	rw	rw	

Bit	Name	R/W	Reset Value	Function
31:8	Reserved	-	-	-
7	AWDIE	RW	0	Analog watchdog interrupt enable This bit is set and cleared by software to enable/disable the analog watchdog interrupt. O: Analog watchdog interrupt disabled 1: Analog watchdog interrupt enabled
6:5	Reserved	-	-	-

Bit	Name	R/W	Reset Value	Function
4	OVRIE	RW	0	Overrun interrupt enable This bit is set and cleared by software to enable/disable the overrun interrupt. 0: Overrun interrupt disabled 1: Overrun interrupt enabled.
3	EOSEQIE	RW	0	End of conversion sequence interrupt enable- This bit is set and cleared by software to ena- ble/disable the end of sequence of conversions interrupt. 0: EOSEQ interrupt disabled 1: EOSEQ interrupt enabled.
2	EOCIE	RW	0	End of conversion interrupt enable This bit is set and cleared by software to enable/disable the end of conversion interrupt. 0: EOC interrupt disabled 1: EOC interrupt enabled.
1	EOSMPIE	RW	0	End of sampling flag interrupt enable This bit is set and cleared by software to enable/disable the end of the sampling phase interrupt. 0: EOSMP interrupt disabled. 1: EOSMP interrupt enabled.
0	Reserved			

Comments: Software can write these bits when ADSTART = 0 (to ensure that no conversion is in progress)

13.10.3. ADC control register (ADC_CR)

Address offset: 0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AD- CAL	Res	Res	Res	Res	Res										
rs															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Daa	D	-	_	_	,		_	-			AD-		AD-	1	4 D E N I
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	AD- STP	Res	AD- START	Res	ADEN

Bit	Name	R/W	Reset Value	Function
31	ADCAL	RS	0	This bit is set by software to start the calibration of the ADC. It is cleared by hardware after calibration is complete. 0: Calibration complete 1: Write 1 to calibrate the ADC. Read at 1 means that a calibration is in progress.
30:8	Reserved	-	•	-
7:6	Verfbuff_sel	RW	2'b0	VREFBUF output voltage select 00: 1.5V Other: reserved
5	Vref_buffere	RW	1'b0	VerfBuffer enable Software write 0 to 0,write 1 to 1 0: disable VerfBuffer 1: enable VerfBuffer
4	ADSTP	RS	0	ADC stop conversion command This bit is set by software to stop and discard an ongoing conversion (ADSTP Command).

Bit	Name	R/W	Reset Value	Function
				It is cleared by hardware when the conversion is effectively discarded and the ADC is ready to accept a new start conversion command. 0: No ADC stop conversion command ongoing 1: Write 1 to stop the ADC. Read 1 means that an ADSTP command is in progress.
3	Reserved	-	-	-
2	ADSTART	RS	0	ADC start conversion command This bit is set by software to start ADC conversion. Depending on the EXTEN [1:0] configuration bits, a conversion either starts immediately (software trigger configuration) or once a hardware trigger event occurs (hardware trigger configuration). It is cleared by hardware: -In single conversion mode (CONT = 0, DISCEN = 0), when software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion Sequence (EOSEQ) flag. -In discontinuous conversion mode(CONT = 0, DISCEN = 1), when the software trigger is selected (EXTEN = 00): at the assertion of the end of Conversion (EOC) flag. -In all other cases: after the execution of the ADSTP command, at the same time as the ADSTP bit is cleared by hardware. 0: No ADC conversion in progress Write 1 to start ADC, read 1 to indicate that ADC is operating and may be transitioning.
1	ADDIS	RS		ADEN Disable Enable The ADC is disabled by a software bit and the ADC goes into power-down. Hardware clears this bit when the ADC is disabled (while ADEN is cleared by hardware) 0: No ADDIS commond ongoing 1: Write 1 disables ADC, read 1 means ADDIS command is being executed Note: Setting ADDIS to 1 is only valid when ADEN=1 and ADSTART=0 (to ensure that no conversion is taking place)
0	ADEN	RS	0	ADC enable command Software setting this bit enables the ADC and the ADC will be ready to operate. 0: ADC disabled (OFF state) 1: Enable ADC

13.10.4. ADC configuration register 1 (ADC_CFGR1)

Address offset: 0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res		AWI	OCH		Res	Res	AWD EN	AWD SGL	Res	Res	Res	Res	Res	DIS- CEN
		RW	RW	RW	RW			RW	RW						RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	WAI T	CO NT	OV- RM OD		X- [1:0]	Res		EXTSE	L	ALI GN	RES _.	SEL	SCA NDIR	Res	Res
	RW	RW	RW	R'	W		RW	RW	RW	RW	RW	RW	RW		

Bit	Name	R/W	Reset Value	Function
31:30	Reserved			

no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					Analog Watchdog Monitors Selected Input Channels
29:26 AWDCH[3:0] RW 0000 1001: ADC analog input channel 2 0010: ADC analog input channel 3 1001: ADC analog input channel 10 0ther values: reserved bits Note: ADC analog input channel 10 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					0000: ADC analog input channel 1
29:26 AWDCH[3:0] RW 0000 0010: ADC analog input channel 3 1001: ADC analog input channel 10 Other values: reserved bits Note: ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits				1	1
29:26 AWDCH[3:0] RW 0000 1001: ADC analog input channel 10 Other values: reserved bits Note: ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits			1		0001: ADC analog input channel 2
29:26 AWDCH[3:0] RW O000 Other values: reserved bits Note: ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					0010: ADC analog input channel 3
29:26 AWDCH[3:0] RW O000 Other values: reserved bits Note: ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	ı				
Note: ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	29.26	AMDCH[3·0]	RW/	0000	
ADC analog input channel 0 does not support single channel analog watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	20.20	, (** 201 [0.0]	1.00	3000	Other values: reserved bits
watchdog function. The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					Note:
The channel configured by the AWDCH[3:0] bits also needs to be set to the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved					
the CHSELR register Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) 25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					
no conversions are in progress) 25: 24 Reserved					the CHSELR register
25: 24 Reserved Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					Software is allowed to write these bits only when ADSART = 0 (to ensure
Analog Watchdog Enable Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	25. 24	Reserved	_	_	-
Software can set and clear this bit 0: Disable analog watchdog 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	20. 24	1 COOL VEU		_	Analog Watchdog Enable
23 AWDEN RW 0 1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					
1: Enable watchdog Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	22	V/V/DEM	D\A/	_	0: Disable analog watchdog
sure no conversions are in progress) Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits	23	AVVUEN	KVV	U	1: Enable watchdog
Enable analog watchdog on one channel or all channels Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					
Software can set and clear this bit to enable the analog watchdog on the channel or all channels set by the AWDCH[3:0] bits					
channel or all channels set by the AWDCH[3:0] bits					Software can set and clear this bit to enable the analog watchdog on the
22 AWDSGL RW 0 0: Enable analog watchdog on all channels					channel or all channels set by the AWDCH[3:0] bits
	22	AWDSGL	RW	0	
1: Enable analog watchdog on one channel					
Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)					Software is allowed to write these bits only when ADSART = 0 (to ensure
21: 17 Reserved	21: 17	Reserved	_	-	-
Discontinuous mode					Discontinuous mode
					Software can set and clear this bit to enable/disable discontinuous mode
0: Disable discontinuous mode 1: Enable discontinuous mode					
16 DISCEN RW 0 It is not possible to enable both discontinuous and continuous modes,	16	DISCEN	RW	0	It is not possible to enable both discontinuous and continuous modes,
setting DISCEN = 1 and CONT = 1 is prohibited.					
Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)					
	15	Reserved	-	-	-
			4		
wait for conversion mode					mode
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode	14	WAIT	RW	0	0: wait for conversion mode to close
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode WAIT RW 0 0: wait for conversion mode to close					
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode WAIT RW 0 0: wait for conversion mode to close 1: Wait for conversion mode to open					no conversions are in progress)
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)					
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode					consistently until the bit is cleared
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occur consistently until the bit is cleared	13	CONT	RW	0	It is not possible to enable both discontinuous and continuous modes, set-
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occur consistently until the bit is cleared 13 CONT RW 0 It is not possible to enable both discontinuous and continuous modes, set					ting DISCEN = 1 and CONT = 1 is pronibited. Software is allowed to write these bits only when ADSART = 0 (to ensure
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occur consistently until the bit is cleared 13 CONT RW 0 It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited.					no conversions are in progress)
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared 13 CONT RW 0 It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)					
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode	i l				aged
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man			RW	0	0: ADC_DR register retains old value when overload occurs
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 14 WAIT RW 0 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man aged 0: ADC_DR register retains old value when overload occurs	12	OVRMOD		1 -	1: when an overload occurs, the ADC_DR register will be oveRWritten by
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared 13 CONT RW 0 It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man aged 0: ADC_DR register retains old value when overload occurs 1: When an overload occurs, the ADC_DR register will be oveRWritten by	12	OVRMOD			
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 1: Wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man aged 0: ADC_DR register retains old value when overload occurs 1: When an overload occurs, the ADC_DR register will be oveRWritten by the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure no conversion result)	12	OVRMOD			the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man aged 0: ADC_DR register retains old value when overload occurs 1: When an overload occurs, the ADC_DR register will be oveRWritten by the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)	12	OVRMOD			the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
wait for conversion mode Software can set and clear this bit to enable/disable wait for conversion mode 0: wait for conversion mode to close 1: Wait for conversion mode to open Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Single/Continuous Conversion Mode Software can set and clear this bit. If set to 1, the conversion will occu consistently until the bit is cleared It is not possible to enable both discontinuous and continuous modes, set ting DISCEN = 1 and CONT = 1 is prohibited. Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) Overload Management Mode Software can set and clear this bit to configure how data overload is man aged 0: ADC_DR register retains old value when overload occurs 1: When an overload occurs, the ADC_DR register will be oveRWritten by the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress) External trigger enable and polarity selection			RW	00	the last conversion result Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)

				 01: Rising edge hardware drive detection 10: Falling edge hardware driver detection 11: Rising edge and falling edge hardware driver detection Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
9	Reserved	-	1	-
				External trigger selection This bit selects the external event that triggers the start of a conversion 000: TRG0(TIM1_TRG0)
				001: TRG1(TIM1_CC4)
				010: TRG2(Reserved)
8: 6	EXTSEL[2:0]	RW	000	011: TRG3(Reserved)
				100: TRG4(Reserved)
				101: TRG5(Reserved)
				110: TRG6(Reserved)
				111: TRG7(Reserved)
5	ALIGN	RW	0	Data alignment Software sets and clears this bit to select right or left justification 0: Right-aligned 1: Left-aligned
				Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
4: 3	RESSEL[1:0]	RW	00	Data resolution Software sets this bit to select the conversion resolution 00: 12 bits 01: 10 bits 10: 8bits 11: 6 bits These bits are software operable only when ADEN = 0
2	SCANDIR	RW	0	Scan sequence direction Software can set and clear this bit to select the scan sequence direction 0: Up (from channel 0 to channel 11) 1: Down (from channel 11 to channel 0) Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
1: 0	Reserved	-	-	

13.10.5. ADC configuration register 2 (ADC_CFGR2)

Address offset: 0x10

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CKM	ODE			Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
RW	RW	RW	RW												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 Res	0 Res

Bit	Name	R/W	Reset Value	Function
31:28	CKMODE [3:0]:	RW	0	ADC clock mode, software can set and clear this bit to define the clock source of the analog ADC 0000: PCLK 0001: PCLK/2 0010: PCLK/4 0011: PCLK/8 0100: PCLK/16 0101: PCLK/16 0101: PCLK/32 0110: PCLK/64 1000: HSI 1001: HSI/2 1010: HSI/4 1011: HSI/8 1100: HSI/4 1011: HSI/8 1100: HSI/16 1101: HSI/32 1110: HSI/64 Note: ADCAL = 0, ADSTART = 0, ADSTP = 0 and ADEN = 0 only when ADC is not enabled. Software is allowed to manipulate these bits
27:0	Reserved	-	-	-

13.10.6. ADC sampling time register (ADC_SMPR)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res		2	1 SMP	0

Bit	Name	R/W	Reset Value	Function
31: 3	Reserved			
2: 0	SMP[2:0]	RW	000	Sampling time selection Software configurable bit selects the sampling time for all channels 000: 3.5 ADC clock cycles 001: 5.5 ADC clock cycles 010: 7.5 ADC clock cycles 011: 13.5 ADC clock cycles 100: 28.5 ADC clock cycles 101: 41.5 ADC clock cycles 110: 71.5 ADC clock cycles 111: 239.5 ADC clock cycles Software is allowed to write these bits only when ADSART= 0 (to ensure no conversions are in progress)

13.10.7. ADC watchdog threshold register (ADC_TR)

Address offset: 0x20

Reset value: 0x0FFF 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res		HT										
				RW											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res		LT										
				RW											

Bit	Name	R/W	Reset Value	Function
31:28	Re- served	-	ı	-
27:16	HT[11:0]	RW	0xFFF	Analog Watchdog High Threshold Software configurable to define analog watchdog high threshold Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
15:12	Re- served	-	-	-
11:0	LT[11:0]	RW	0x000	Analog Watchdog Low Threshold Software configurable to define analog watchdog low threshold Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)

13.10.8. ADC channel selection register (ADC_CHSELR)

Address offset: 0x28

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Re	Re	Re	Re	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
S	S	S	S	S	S	Kes	Res	Kes	Kes	Res	Res	Ke5	K62	Res	Kes
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Re	14 Re	13 Re	12 Re	11 Re	10 Re	9 CHS	8 CHS	7	6 CHS	5 CHS	4 CHS	3 CHS	2 CHS	1 CHS	0 CHS
						_		7 CHS EL 7	_	_	CHS EL 4	CHS EL 3	CHS EL 2	CHS EL 1	O CHS EL 0

Bit	Name	R/W	Reset Value	Function
31: 14	Reserved	-	0	-
13: 10	Reserved	RW	0	This bit is writable and readable, and has no actual function.
9	CHSEL9	RW	0	Channel 9 (VREFINT) select enable 0: Channel 9 is not selected for conversion 1: Channel 9 is selected for conversion Software is allowed to write this bit only if ADSART = 0 (to ensure no conversions are in progress)
8	CHSEL8	RW	0	Channel 8 (TS) select enable 0: Channel 8 is not selected for conversion 1: Channel 8 is selected for conversion Software is allowed to write this bit only if ADSART = 0 (to ensure no conversions are in progress)
7: 0	CHSELx	RW	0x0000	Channel selection These bits are software configurable to define the sequence conversion channel 0: Input channel-x is not selected for conversion 1: Input channel-x is selected for conversion Software is allowed to write these bits only when AD-SART = 0 (to ensure no conversions are in progress)

13.10.9. ADC data register (ADC_DR)

Address offset: 0x40

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	14	13		11	10	9	8 Data	7 [15:0]	6	5	4	3	2	1	0

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	-
15:0	DATA[15:0]	R	0x00	Converted data This bit is read-only. The conversion result of the last converted channel is placed in this register. Data is left-aligned or right-aligned.

13.10.10. ADC calibration configuration and status registers (ADC_CCSR)

Address offset: 0x44

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CALON	CALSU	OFFSU	Re	Res	Re										
	С	С	s	Kes	s	S	s	S	S	S	s	s	s	s	S
R	RC_W1	RC_W1													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CALSE	CAL-	CALCMD	[2.0]	CALSE	Re										
Т	BYP	CALSMP	[2.0]	L	S	S	S	S	S	S	S	s	S	s	s
RW		RW		RW											

Bit	Name	R/W	Reset Value	Function
31	CALON	R	0	Calibration flag, indicating that ADC calibration is in progress. 1: ADC calibration in progress 0: ADC calibration has ended or ADC calibration has not been started
30	CALSUC	RC_W1	0	Capacitance calibration status bit. Indicates whether ADC capacitance calibration was successful. Hardware setting 1; Software write 1 set to 0; CALON=0, CALSEL=0,CALSUC=1: invalid state CALON=0, CALSEL=0, CALSUC=0: CAPs calibration not performed. CALON=0, CALSEL=1, CALSUC =1: ADC CAPs calibration successful CALON=0, CALSEL=1, CALSUC =0: ADC CAPs calibration failed
29	OFFSUC	RC_W1	1'b0	Offset calibration status bit。 Indicates whether ADC capacitance calibration was successful. Hardware setting 1; Software write 1 set to 0; CALON=0, CALSEL=0,OFFSUC=0: ADC OFFSET calibration failed CALON=0, CALSEL=0, OFFSUC=1: ADC OFFSET calibration successful CALON=0, CALSEL=1,OFFSUC=1: ADC OFFSET calibration successful

Bit	Name	R/W	Reset Value	Function
				CALON=0, CALSEL=1, OFFSUC=0: ADC
				OFFSETcalibration failed
29:16	Reserved	-	0	-
				Calibration factor selection Software writers 1 and sets it to 1 when AD- CAL is 0.The hardware is set to 0 when AD- CAL is valid or ADSTART is valid.
15	CALSET	R_W1	1'h0	1: Set CAL_CXIN data as the final calibra-
				tion data
				0: Close the channels of CAL_CXIN to
				CAL_CXOUT ,Select the results that generated internally by the calibration circuit.
14	CALBYP	R_W1	1'h0	Calibration factor bypass. When CAL is 0, the software writes 1 and sets it to 1. When CAL is valid or injection/rule channel SWSTART, JWSTART is valid, the hardware is set to 0.
				1: The calibration result is a reset value.
				0: The calibration result is either the self cal-
				ibration result or the input value of the calibration factor
13:12	CALSMP[2:0]	RW	0	Calibration sample time seletion Configure the number of clock cycles for the sampling phase of calibration based on the following information: 00: 2 ADC clock cycles 01: 4 ADC clock cycles 10: 8 ADC clock cycles 11: 1 ADC clock cycle The longer the cycle of configuring SMP during calibration, the more accurate the calibration result, but this configuration will bring the problem of prolonged calibration cycle
11	CALSEL	RW	0	Calibration content selection bit, used to select the content that needs to be calibrated 1: Calibrate OFFSET and linearity 0: Only calibrate OFFSET
10:0	Reserved	-	0	-
			l .	1

13.10.11. ADC common configuration register (ADC_CCR)

Address offset: 0x308

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	TSEN	VREFEN	Res	Res	Res	Res	Res	Res
								RW	RW						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res	3 Res	2 Res	1 Res	0 Res

Bit	Name	R/W	Reset Value	Function
31: 24	Reserved			
23	TSEN	RW	0	Temperature sensor enable bit, software can set and clear this bit, enable/disable temperature sensor 0: Disable 1: enable Software is allowed to write these bits only when ADSART= 0 (to ensure no conversions are in progress)
22	VREFEN	RW	0	Reference Vrefint enable bit, software can set and clear this bit, enable/disable reference Vrefint

		0: Disable 1: enable Software is allowed to write these bits only when ADSART = 0 (to ensure no conversions are in progress)
21: 0	Reserved	

13.10.12. ADC register map

		12. ADC register map																																
O ff s	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x 0	ADC _ISR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	AWD	Res.	Res.	OVR	EOSEQ	EOC	EOSMP	Res.	
0	Re- set value																									0			0	0	0	0		
0x 0	ADC _IER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	AWDIE	Res.	Res.	OVRIE	EOSEQIE	EOCIE	EOSMPIE	Res.	
4	Re- set value																									0			0	0	0	0		
0x 0	ADC _CR	ADCAL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Verfhiff sel	De librario	Vref_buffere	ADSTP	MSBSEL	ADSTART	Res.	ADEN	
8	Re- set value	0																								0	0	0	0	0	0		0	
0x 0 C	ADC _CF GR1	Res.	Res.	A۱	WDC	H [3:	0]	Res.	Res.	AWDEN	AWDSGL	Res.	Res.	Res.	Res.	Res.	DISCEN	Res.	WAIT	CONT	OVRMOD	Res.	Res.	Res.		XTSE [2:0]		ALIGN	DEC 0E1 [4:0]	\L9_3LL[1.0]	SCANDIR	Res	Res	
	Re- set value			0	0	0	0			0	0						0		0	0	0				0	0	0	0	0	0	0			
0x 1	ADC _CF GR2	СК	MOE	DE [3	3:0]	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	
0	Re- set value	0	0	0	0																													
0x	ADC _SM PR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SM	/IP [2:	:0]	
1	Re- set value																														0			
0x	ADC _TR	Res.	Res.	Res.	Res.						HT[1	1:0]			•			Res.	Res.	Res.	Res.						LT[1	1:0]						
0	Re- set value					1	1	1	1	1	1	1	1	1	1	1	1					0	0	0	0	0	0	0	0	0	0	0	0	
0x 2 8	ADC _CH SEL R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res	CHSEL10	CHSEL9	CHSEL8	CHSEL7	CHSEL6	CHSEL5	CHSEL4	CHSEL3	CHSEL2	CHSEL1	CHSEL0	
8	Re- set value																						0	0	0	0	0	0	0	0	0	0	0	
0x	ADC _DR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							D	ATA	[15:0]							
0	Re- set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0x 4 4	ADC _CC SR	CALON	CAPSUC	OFFSUC	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CALSET.	CALBYP.	[0.1] GMP [4.0]	CALSIMIT [1.0]	CALSEL	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	
	Re- set value	0	0	0														0	0	0	0	0												

O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	က	2	1	0
0x 3	ADC _CC R	Res.	TSEN	VREFEN	Res.																												
8	Re- set value									0	0																						

14. Comparator (COMP)

14.1. Introduction

Two general purpose comparators (general purpose comparators) COMP are integrated in the chip, namely COMP1 and COMP2. These two modules can be used as separate modules or combined with timer.

Comparators can be used as follows:

- Triggered by analog signal to generate low power mode wake-up function
- Analog signal conditioning
- Current control loop of Cycle by cycle when connected with PWM output from timer

14.2. COMP main features

- Each comparator has configurable positive or negative input for flexible voltage selection
 - Multiple I/O pins
 - VREFCMP:VREFBUF/16th order voltage division of power supply voltage
- Output can be connected to I/O or timer input as trigger
 - OCREF_CLR event (cycle by cycle current control)
 - Brake for fast PWM shutdown
- COMP1 and COMP2 can be combined into window COMP
- Each COMP has interrupt generation capability, which is used as wake-up (via EXTI) from low-power modes (sleep and stop modes)
- Provide software to configure digital filtering time to enhance chip anti-interference ability

14.3. COMP function description

14.3.1. COMP diagram




Figure 14-1 Comparator architecture block diagram

14.3.2. COMP pins and internal signals

The I/O used as comparator input must be configured in analog mode in the GPIO register.

The comparator output can be connected to the I/O pin through the alternate function channel (alternate function) on the GPIO.

The outputs can also be internally connected to the inputs of various timers for the following purposes:

- When the brake input is connected, the emergency shutdown of the PWM signal
- Cycle-by-cycle current control using OCREF_CLR input
- Input capture for timing measurements

14.3.3. COMP reset and clock

The COMP module has two clock sources:

- 1) PCLK (APB clock) , used to provide the clock to the configuration register
- 2) COMP clock, used for the clock of the circuit after the analog comparator output (the latch circuit of the analog output, the glitch filter circuit, etc.), which can be selected as PCLK, LSE or LSI. When you need to work in stop mode, choose LSE or LSI.

The reset signal sources of the COMP module are:

- The reset signal of the COMP module includes the APB reset source and the COMP module software reset source.
- 2. APB reset, used for resetting the COMP register.
- 3. COMP software reset, used for resetting the analog comparator output circuit (the latch circuit of the analog output, the glitch filter circuit, etc.).

14.3.4. Window comparator

The role of the Window comparator is to monitor whether the analog voltage is within the low and high thresholds.

A window comparator can be created using two comparators. The monitored analog voltage is connected to the non-inverting (+) inputs of both comparators at the same time, and the high and low thresholds are connected to the inverting inputs (-) of the two comparators, respectively.

By enabling the WINMODE bit, the non-inverting (+ input) of the two comparators can be connected together to save one I/O pin.




Figure 14-2 window comparator

14.3.5. Low-power mode

Mode	Discreption
Sleep	No impact on COMP. Comparator interrupt can cause the device to exit Sleep mode
Stop	No impact on COMP Comparator interrupt can cause the device to exit Sleep mode

14.3.6. Comparator filtering

If the working environment of the chip is harsh, the output of the hysteresis comparator will produce noise signals. By enabling the digital filtering module, any noise signal with a pulse width less than the FRx. FLTCNT [15:0] set time in the output waveform of the hysteresis comparator can be filtered out. If the digital filtering module is prohibited, the input and output signals of the digital filtering module are the same.

Note that this setting should be done before COMP EN is enabled.

The filtering diagram is as follows:




Figure 14-3 COMP filter

14.3.7. COMP interrupt

The comparator output is internally connected to the EXTI controller (extended interrupts and events). Each comparator has a separate EXTI line (17 and 18) and can generate interrupts or events. The same mechanism is used for wake-up from low power.

14.4. COMP registers

14.4.1. COMP1 control and status registers (COMP1_CSR)

Address offset:0x00

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	COMP_	Re	Re	COMP_VC	COMP_VCDI		MD V	CDIV	3.01	Res	Re	Re	Re	Re	Res
s	OUT	S	S	SEL	V_EN	Ö	VIF_V	ויוסט	[3.0]	V62	S	S	S	S	I/G2
R	R	_	_	RW	RW	R	R	R	R	_	_	_	_	_	_
W	IX		_	IXVV	IXVV	W	W	W	W	_	_	_	_		_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PO LA RIT Y	Res	Re s	Re s	WINMODE	Res	Re s	Re s	Re s	Re s	INMS EL	Re s	Re s	Re s	Re s	COM P1 _EN
R W		-	-	RW	-	-	-	-	-	RW	-	-	-	-	RW

Bit	Name	R/W	Reset Value	Function
31	Reserved			
30	COMP_OUT	R		COMP1 output status This bit is read-only and reflects the polarity-selected output level of COMP1.
29: 28	Reserved			
27	COMP_VCSEL	RW	0	VREFCMP reference source selection. VREFCMP is enabled by VREFINT_EN. 0: VREFBUF 1: VCC, VREFINT and VREFBUF is not available at COMP_VCSEL=1.
26	COMP_VCDIV_EN	RW		VREFCMP enable, active high. COMP_VCDIV_EN=1 will enable VREFINT at the same time internally by PMU if COMP_VCSEL=0

Bit	Name	R/W	Reset Value	Function
25:22	COMP_VCDIV[3:0]	RW	0111	VREFCMP voltage divider configuration, VREFCMP is divided from reference source (VREFBUF or VCC set by COMP_VCSEL) 0: 1/16 1: 2/16 2: 3/16 3: 4/16 4: 5/16 5: 6/16 6: 7/16 7: 8/16 8: 9/16 9: 10/16 10: 11/16 11: 12/16 12: 13/16 13: 14/16 14: 15/16 15: 16/16
21: 16	Reserved	•	-	-
15	POLARITY	RW	0	COMP1 polarity selection 0: do not reverse 1: Reverse
14: 12	Reserved	-	-	-
11	WINMODE	RW	0	COMP1 window mode enable 0: Close WINDOW mode, The forward input of COMP1 is COMP1_INP 1: Open WINDOW mode, The forward input of COMP1 is consistent with the forward input of COMP2
10: 6	Reserved	ı	-	-
5	INNSEL[1:0]	RW	00	Negative input selection for COMP1 0: PB0 1: PB1
4: 1	Reserved	-		-
0	COMP1_EN	RW	0	COMP1 enable bit 0: Disable 1: Enable

14.4.2. COMP1 filter register (COMP1_FR)

Address offset:0x04

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FLTCNT1[15:0]														
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
											-		_		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res		Res	1 Res	0 FLTEN1

Bit	Name	R/W	Reset Value	Function
31:16	FLTCNT1	RW	0x0	Comparator 1 Sample Filter Counter The sampling clock is APB or LSI or LSE. The filter count value is configurable. When the number of sampling times reaches the filter count value, the results are output consistently. Sampling count period = FLTCNT[15:0]
15:1	Reserved		0x0	
0	FLTEN1	RW	0x0	Comparator 1 digital filter function configuration 0: Disable digital filter function

Bit	Name	R/W	Reset Value	Function
				1: Enable digital filter function
				Note: This bit must be set when COMP1_EN is 0

14.4.3. COMP2 control and status registers (COMP2_CSR)

Address offset:0x10

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	COMP_OU	Re	Re	Re	Re	Res	Re	Re	Re	Res	Re	Re	Re	Re	Res
1/62	Т	S	S	S	S	1163	S	S	S	1765	S	S	S	S	1163
	R														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PO-		Do	Do	Do	Do	INDCE	Do	Do	Do	INMSE	Do	Do	Do	Do	COMP
LAR	Res	Re	Re	Re	Re	INPSE	Re	Re	Re	IINIVISE	Re	Re	Re	Re	2
ITY	1100	S	S	S	S	L	S	S	S	L	S	S	S	S	_EN
RW		-	-		-	RW				RW				4	RW

Bit	Name	R/W	Reset Value	Function
31	Reserved			
30	COMP_OUT	R		COMP2 output status This bit is read-only and reflects the polarity-selected output level of COMP2.
29: 16	Reserved			
15	POLARITY	RW		COMP2 polarity selection 0: do not reverse 1: Reverse
14: 10	Reserved			
9	INPSEL	RW	_ (COMP2 Signal selection for forward input 0: PA3 1: VREFCMP
5	INMSEL	RW		COMP2 Signal selection for negative input 0: PA4 1: PA3
4: 1	Reserved			
0	COMP2_EN	RW		COMP2 enable bit Software is readable and writable (if not locked) 0: Disable 1: Enable

14.4.4. COMP2 filter register (COMP2_FR)

Address offset:0x14

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FLTCNT2[15:0]														
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	FLTEN2
															RW

Bit	Name	R/W	Reset Value	Function
31:16	FLTCNT2[15:0]	RW	0x0	Comparator 2 Sample Filter Counter The sampling clock is APB or LSI or LSE. The filter count value is configurable. When the number of sampling

Bit	Name	R/W	Reset Value	Function
				times reaches the filter count value, the results are output consistently. Sampling count period = FLTCNT[15:0]
15:1	Reserved		0x00	
0	FLTEN2	RW	0x0	Comparator 2 digital filter function configuration 0: Disable digital filter function 1: Enable digital filter function Note: This bit must be set when COMP2_EN is 0

14.4.5. COMP register map

O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x 0 0	COM P1_ CSR	Res	COMP_OUT	Res.	Res.	COMP_VCSEL	COMP_VCDIV		COMP_VCDIV [3:0].			Res.	Res.	Res.	Res.	Res.	Res	Res	Res.	Res.	Res.	WINMODE	Res.	INDSEL[1-0]		Res.	Res.	Res.	Res.	Res.	Res.	Res	COMP1 EN
	Re- set value	0	0			0	0	0	0	0	0											0		0	0								0
0x 0 4	COM P1_F R	FLTCNT1[15:0]														Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FLTEN1		
	Re- set value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																0
0x 1 0	COM P2_ CSR	Res.	COMP_OUT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res MODE[1:0]	Res	Res.	Res.	POLARITY	Res.	Res.	Res.	Res.	Res.	INPSEL	Res.	Res.	Res.	INNSEL	Res.	Res MODE[1:0]	Res	Res.	COMP2 EN
	Re- set value		0															0						0				0					0
0x 1	COM P2_F R	FLTCNT2[15:0]														Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	FLTEN2		
4	Re- set value	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																·	·									0				

15. Advanced-control timer (TIM1)

15.1. TIM1 introduction

The advanced-control timers (TIM1) consist of a 16-bit auto-reload counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare, PWM, complementary PWM with dead-time insertion).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

The advanced-control (TIM1) and general-purpose (TIMx) timers are completely independent, and do not share any resources. They can be synchronized together.

15.2. TIM1 main features

- 16-bit up, down, up/down auto-reload counter.
- 16bit programmable frequency divider, allowing for 1 to 65535 frequency division of the clock frequency of the counter.
- Up to 4 independent channels for:
 - Input capture
 - Output compare
 - PWM generation (Edge and Center-aligned Mode)
 - One-pulse mode output
- Complementary outputs with programmable dead-time
- Synchronization circuit to control the timer with external signals and to interconnect several timers together.
- Repetition counter to update the timer registers only after a given number of cycles of the counter.
- Break input to put the timer's output signals in reset state or in a known state.
- Interrupt generation on the following events:
 - > Update: counter overflow/underflow, counter initialization (by software or internal/external trigger)
 - Trigger event (counter start, stop, initialization or count by internal/external trigger)
 - Input capture
 - Output compare
 - Break input
- Supports incremental (quadrature) encoder and hall-sensor circuitry for positioning purposes
- Trigger input for external clock or cycle-by-cycle current management




Figure 15-1 Advanced-control timer block diagram

15.3. TIM1 functional description

15.3.1. Time-base unit

The main block of the programmable advanced-control timer is a 16-bit counter with its related autoreload register. The counter can count up, down or both up and down. The counter clock can be divided by a prescaler.

The counter, the auto-reload register and the prescaler register can be written or read by software. This is true even when the counter is running.

The time-base unit includes:

- Counter register (TIM1_CNT)
- Prescaler register (TIM1_PSC)
- Auto-reload register (TIM1_ARR)
- Repetition counter register (TIM1_RCR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIMx_CR1 register. The update event is sent when the counter reaches the overflow (or underflow

when downcounting) and if the UDIS bit equals 0 in the TIMx_CR1 register. It can also be generated by software.

The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIM1_CR1 register is set.

Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIM1_CR register.

Prescaler description

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIMx_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler parameter is taken into account at the next update event.

Figure 15-2 and Figure 15-3 give some examples of the counter behavior when the prescaler parameter is changed on the fly:




Figure 15-2 Counter timing diagram with prescaler division change from 1 to 2




Figure 15-3 Counter timing diagram with prescaler division change from 1 to 4

15.3.2. Counter modes

Upcounting mode

In upcounting mode, the counter counts from 0 to the auto-reload value, then restarts from 0 and generates a counter overflow event.

If the repetition counter is used, the update event (UEV) is generated after upcounting is repeated for the number of times programmed in the repetition counter register plus one. Else the update event is generated at each counter overflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

Setting the UDIS bit in the TIMx_CR1 register allows the software to disable update events; this is to avoid updating the shadow register when writing new values to the preload register. No update events will be generated until the UDIS bit is cleared to zero. However, the counter restarts from 0 and the prescaler restarts from 0 (but the value of the prescaler remains unchanged). In addition, if the URS bit in the TIMx_CR1 register is set (select update request), setting the UG bit will generate an update event UEV, but the hardware does not set the UIF flag (i.e., no interrupt is generated). This is to avoid generating both update and capture interrupts when the counter is cleared in capture mode.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register
- The auto-reload shadow register is updated with the preload value (TIMx_ARR)
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)

The following figures show some examples of the counter behavior for different clock frequencies when $TIMx_ARR = 0x36$.




Figure 15-4 Counter timing diagram, internal clock divided by 1




Figure 15-5 Counter timing diagram, internal clock divided by 2




Figure 15-6 Counter timing diagram, internal clock divided by 4




Figure 15-7 Counter timing diagram, internal clock divided by N




Figure 15-8 Counter timing diagram, update event when ARPE = 0 (TIMx_ARR no preloaded)




Figure 15-9 Counter timing diagram, update event when ARPE = 1 (TIMx_ARR preloaded)

Downcounting mode

one.

In downcounting mode, the counter counts from the auto-reload value down to 0, then restarts from the auto-reload value and generates a counter underflow event.

If the repetition counter is used, the update event (UEV) is generated after downcounting is repeated for the number of times programmed in the repetition counter register (TIMx_RCR). Else the update event is generated at each counter underflow.

Setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event.

The UEV update event can be disabled by software by setting the UDIS bit in TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter restarts from the current auto-reload value, whereas the counter of the prescaler restarts from 0 (but the prescale rate doesn't change).

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit):

- The repetition counter is reloaded with the content of TIMx_RCR register
- The buffer of the prescaler is reloaded with the preload value (The TIMx PSC register value)
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register)

 Note: the auto-reload is updated before the counter is reloaded, so that the next period is the expected

The following figure shows some examples of the counter behavior at different clock frequencies.




Figure 15-10 Counter timing diagram, internal clock divided by 1




Figure 15-11 Counter timing diagram, internal clock divided by 2




Figure 15-12 Counter timing diagram, internal clock divided by 4




Figure 15-13 Counter timing diagram, internal clock divided by N




Figure 15-14 Counter timing diagram, update event when repetition counter is not used

Center-aligned mode (up/down counting)

In center-aligned mode, the counter counts from 0 to the auto-reload value (content of the TIMx_ARR register) – 1, generates a counter overflow event, then counts from the autoreload value down to 1 and generates a counter underflow event. Then it restarts counting from 0.

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are not equal to 0. The Output compare interrupt flag of channels configured in output is set when: the counter counts down (Center aligned mode 1, CMS = "01"), the counter counts up (Center aligned mode 2, CMS = "10") the counter counts up and down(Center aligned mode 3, CMS = "11").

In this mode, the DIR direction bit in the TIMx_CR1 register cannot be written. It is updated by hardware and gives the current direction of the counter.

The update event can be generated at each counter overflow and at each counter underflow or by setting the UG bit in the TIMx_EGR register (by software or by using the slave mode controller) also generates an update event. In this case, the counter restarts counting from 0, as well as the counter of the prescaler.

The UEV update event can be disabled by software by setting the UDIS bit in the TIMx_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until UDIS bit has been written to 0. However, the counter continues counting up and down, based on the current auto-reload value.

In addition, if the URS bit (update request selection) in TIMx_CR1 register is set, setting the UG bit generates an UEV update event but without setting the UIF flag (thus no interrupt). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIMx_SR register) is set (depending on the URS bit).

- The repetition counter is reloaded with the content of TIMx_RCR register
- The buffer of the prescaler is reloaded with the preload value (content of the TIMx_PSC register)
- The auto-reload active register is updated with the preload value (content of the TIMx_ARR register)

 Note: if the update source is a counter overflow, the autoreload is updated before the counter is reloaded, so that the next period is the expected one (the counter is loaded with the new value).




Figure 15-15 Counter timing diagram, internal clock divided by 1, TIMx_ARR = 0x6




Figure 15-16 Counter timing diagram, internal clock divided by 2, TIMx_ARR = 0x36




Figure 15-17 TIMx_ARR=0x36 Counter timing diagram, internal clock divided by 4, TIMx_ARR = 0x36




Figure 15-18 Counter timing diagram, internal clock divided by N




Figure 15-19 Counter timing diagram, update event with ARPE = 1 (counter underflow)




Figure 15-20 Counter timing diagram, Update event with ARPE = 1 (counter overflow)

15.3.3. Repetition counter

Time-base unit describes how the update event (UEV) is generated with respect to the counter overflows/underflows. It is actually generated only when the repetition counter has reached zero. This can be useful when generating PWM signals.

This means that data are transferred from the preload registers to the shadow registers (TIMx_ARR auto-reload register, TIMx_PSC prescaler register, but also TIMx_CCRx capture/compare registers in compare mode) ,N+1 is the value in the TIMx_RCR repetition counter register.

The repetition counter is decremented when any of the following conditions are true:

- At each counter overflow in upcounting mode.
- At each counter underflow in downcounting mode.
- At each counter overflow and at each counter underflow in center-aligned mode. Although this limits the maximum number of repetition to 128 PWM cycles, it makes it possible to update the duty cycle twice per PWM period. When refreshing compare registers only once per PWM period in center-aligned mode, maximum resolution is 2xTck, due to the symmetry of the pattern.

The repetition counter is an auto-reload type, the repetition rate is maintained as defined by the TIMx_RCR register value. When the update event is generated by software (by setting the UG bit in TIMx_EGR register) or by hardware through the slave mode controller, it occurs immediately whatever the value of the repetition counter is and the repetition counter is reloaded with the content of the TIMx_RCR register.

In center-aligned mode, for odd values of RCR, the update event occurs either on the overflow or on the underflow depending on when the RCR register was written and when the counter was started. If the RCR was written before starting the counter, the UEV occurs on the overflow. If the RCR was written after starting the counter, the UEV occurs on the underflow. For example for RCR = 3, the UEV is generated on each 4th overflow or underflow event depending on when RCR was written.




Figure 15-21 Update rate examples depending on mode and TIMx_RCR register settings

15.3.4. Clock source

The counter clock can be provided by the following clock sources:

- Internal clock (CK_INT)
- External clock mode1: external input pin
- External clock mode2: external trigger input ETR
- Internal trigger inputs (ITRx): using one timer as prescaler for another timer, for example, the user can configure Timer 1 to act as a prescaler for Timer3.

Internal clock source (CK_INT)

If the slave mode controller is disabled (SMS=000), then the CEN, DIR (in the TIMx_CR1 register) and UG bits (in the TIMx_EGR register) are actual control bits and can be changed only by software. As soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock CK_INT.




Figure 15-22 Control circuit in normal mode, internal clock divided by 1

External clock source mode 1

This mode is selected when SMS = 111 in the TIMx_SMCR register. The counter can count at each rising or falling edge on a selected input.




Figure 15-23 TI2 external clock connection example




Figure 15-24 Control circuit in external clock mode 1

External clock source mode 2

This mode is selected by writing ECE = 1 in the TIMx_SMCR register. The counter can count at each rising or falling edge on the external trigger input ETR.




Figure 15-25 TI2 External trigger input block




Figure 15-26 Control circuit in external clock mode 2

15.3.5. Capture/compare channel

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), a input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).

The input stage samples the corresponding Tlx input to generate a filtered signal TlxF. Then, an edge detector with polarity selection generates a signal (TlxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (IcxPS).




Figure 15-27 Capture/compare channel (example: channel 1 input stage)

The output stage generates an intermediate waveform that is then used for reference: OCxRef (active high). The polarity acts at the end of the chain.




Figure 15-28 Capture/compare channel 1 main circuit




Figure 15-29 Output stage of capture/compare channel (channel 1 to 3)




Figure 15-30 Output stage of capture/compare channel (channel 4)

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

15.3.6. Input capture mode

In Input capture mode, the Capture/Compare registers (TIMx_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCXIF flag (TIMx_SR register) is set to 1 and an interrupt request can be sent if they are enabled. If a capture occurs while the CCxIF flag was already high, then the over-capture flag CCxOF (TIMx_SR register) is set to 1. CCxIF can be cleared by software by writing it to '0' or by reading the captured data stored in the TIMx_CCRx register. CCxOF is cleared when written to '0'. The following examples show how to capture the counter value in TIMx_CCR1 when TI1 input rises. To do this, use the following procedure:

- Select the active input: TIMx_CCMR1 must be linked to the TI1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1 register becomes read-only.
- Program the needed input filter duration with respect to the signal connected to the timer (by programming ICxF bits in the TIMx_CCMRx register if the input is a TIx input). Let's imagine that, when toggling, the input signal is not stable during at must five internal clock cycles. We must program a filter duration longer than these five clockcycles. We can validate a transition on TI1 when 8 consecutive samples with the new level have been detected (sampled at Fck_int frequency). Then write IC1F bits to 0011 in the TIMx_CCMR1 register.
- Select the edge of the active transition on the TI1 channel by writing CC1P bit to 0 in the TIMx_CCER register (rising edge in this case).
- Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS bits to '00' in the TIMx_CCMR1 register).
- Enable capture from the counter into the capture register by setting the CC1E bit to 1 in the TIMx_CCER register

■ If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register

When an input capture occurs:

- When generating effective level conversion, the counter value is transmitted to TIMx_ CCR1 register.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

Note: Capture interrupt requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

15.3.7. PWM input mode

This mode is a particular case of input capture mode. The procedure is the same except:

- Two lcx signals are mapped on the same Tix input.
- The 2 lcx signals are active on edges with opposite polarity.
- One of the two TixFP signals is selected as trigger input and the slave mode controller is configured in reset mode.

For example, user can measure the period (in TIMx_CCR1 register) and the duty cycle (in TIMx_CCR2 register) of the PWM applied on TI1 using the following procedure (depending on CK_INT frequency and prescaler value):

- Select the active input for TIMx_CCR1: write the CC1S bits to 01 in the TIMx_CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP1 (used both for capture in TIMx_CCR1 and counter clear): write the CC1P bit to '0' (active on rising edge).
- Select the active input for TIMx_CCR2: write the CC2S bits to 10 in the TIMx_CCMR1 register (TI1 selected).
- Select the active polarity for TI1FP2 (used for capture in TIMx_CCR2): write the CC2P bit to '1' (active on falling edge).
- Select the valid trigger input: write the TS bits to 101 in the TIMx_SMCR register (TI1FP1 selected).
- Configure the slave mode controller in reset mode: write the SMS bits to 100 in the TIMx_SMCR register.
- Enable the captures: write the CC1E and CC2E bits to '1' in the TIMx_CCER register.




Figure 15-31 PWM input mode timing

15.3.8. Forced output mode

In output mode (CCxS bits = 00 in the TIMx_CCMRx register), each output compare signal (OCxREF and then OCx/OCxN) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter. To force an output compare signal (OCXREF/OCx) to its active level, the user just needs to write 101 in the OCxM bits in the corresponding TIMx_CCMRx register. Thus OCXREF is forced high (OCxREF is always active high) and OCx get opposite value to CCxP polarity bit.

For example: CCxP = 0 (OCx active high) = > OCx is forced to high level. The OCxREF signal can be forced low by writing the OCxM bits to 100 in the TIMx_CCMRx register.

The comparison between the TIMx_CCRx shadow register and the counter is still performed and allows the flag to be set. Interrupt requests can be sent accordingly. This is described in the output compare mode section below.

15.3.9. Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed. When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIMx_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM = 000), be set active (OCxM = 001), be set inactive (OCxM = 010) or can toggle (OCxM = 011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register)
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIMx_DIER register).

The TIMx_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIMx_CCMRx register. In output compare mode, the update event UEV has no effect on OCxREF and OCx output.

The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One Pulse mode).

Configuration steps for output comparison mode:

- 1. Select the counter clock (internal, external, prescaler).
- 2. Write the desired data in the TIMx_ARR and TIMx_CCRx registers.
- 3. Set the CCxIE bit if an interrupt request is to be generated.
- 4. Select the output mode. For example:
 - Write OCxM = 011 to toggle OCx output pin when Counter matches CCRx
 - Write OCxPE = 0 to disable preload register
 - Write CCxP = 0 to select active high polarity
 - Write CCxE = 1 to enable the output
 - Enable the counter by setting the CEN bit in the TIMx_CR1 register

The TIMx_CCRx register can be updated at any time by software to control the output waveform, provided that the preload register is not enabled (OCxPE = '0', else TIMx_CCRxshadow register is updated only at the next update event). An example is given in Figure 15-32.




Figure 15-32 Output compare mode, toggle on OC1

15.3.10. PWM mode

Pulse Width Modulation mode allows generating a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register.

The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing '110' (PWM mode 1) or '111' (PWM mode 2) in the OCxM bits in the TIMx_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register (in upcounting or center-aligned modes) by setting the ARPE bit in the TIMx_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, the user must initialize all the registers by setting the UG bit in the TIMx_EGR register.

OCx polarity is software programmable using the CCxP bit in the TIMx_CCER register. It can be programmed as active high or active low. OCx output is enabled by a combination of the CCxE, CCxNE, MOE, OSSI and OSSR bits (TIMx_CCER and TIMx_BDTR registers). Refer to the TIMx_CCER register description for more details.

In PWM mode (1 or 2), TIMx_CNT and TIMx_CCRx are always compared to determine whether $TIMx_CCRx \le TIMx_CNT$ or $TIMx_CNT \le TIMx_CCRx$ (depending on the direction of the counter). The timer is able to generate PWM in edge-aligned mode or center-aligned mode depending on the CMS bits in the $TIMx_CR1$ register.

PWM edge-aligned mode

Upcounting configuration

Upcounting is active when the DIR bit in the TIMx_CR1 register is low. Refer to Upcounting mode in the following example, we consider PWM mode 1. The reference PWM signal OCxREF is high as long as TIMx_CNT < IMx_CCRx else it becomes low. If the compare value in TIMx_CCRx is greater than the auto-reload value (in TIMx_ARR) then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'. Figure 15-34 shows some edge-aligned PWM waveforms in an example where TIMx_ARR = 8.




Figure 15-33 Edge-aligned PWM waveforms, upward (ARR = 8)

Downcounting configuration

Downcounting is active when DIR bit in TIMx_CR1 register is high.

In PWM mode 1, the reference signal OCxRef is low as long as TIMx_CNT > TIMx_CCRx else it becomes high. If the compare value in TIMx_CCRx is greater than the auto-reload value in TIMx_ARR, then OCxREF is held at '1'. 0% PWM is not possible in this mode.

PWM center-aligned mode

Center-aligned mode is active when the CMS bits in TIMx_CR1 register are different from '00' (all the remaining configurations having the same effect on the OCxRef/OCx signals). The compare flag is set when the counter counts up, when it counts down or both when it counts up and down depending on the CMS bits configuration. The direction bit (DIR) in the TIMx_CR1 register is updated by hardware and must not be changed by software.

Refer to Center-aligned mode (up/down counting).

- TIMx ARR = 8
- PWM mode 1
- The flag is set when the counter counts down corresponding to the center-aligned mode 1 selected for CMS = 01 in TIMx_CR1 register.




Figure 15-34 Center-aligned PWM waveforms (ARR = 8)

Hints on using center-aligned mode:

- When starting in center-aligned mode, the current up-down configuration is used. It means that the counter counts up or down depending on the value written in the DIR bit in the TIMx_CR1 register. Moreover, the DIR and CMS bits must not be changed at the same time by the software.
- Writing to the counter while running in center-aligned mode is not recommended as it can lead to unexpected results. In particular: The direction is not updated if the user writes a value in the counter greater than the auto-reload value (TIMx_CNT > TIMx_ARR). For example, if the counter was counting up, it will continue to count up. The direction is updated if the user writes 0 or write the TIMx_ARR value in the counter but no Update Event UEV is generated.
- The safest way to use center-aligned mode is to generate an update by software (setting the UG bit in the TIMx_EGR register) just before starting the counter and not to write the counter while it is running.

15.3.11. Complementary outputs and dead-time insertion

The advanced-control timers (TIM1) can output two complementary signals and manage the switching-off and the switching-on instants of the outputs. This time is generally known as dead-

time and it has to be adjust it depending on the devices connected to the outputs and their characteristics (intrinsic delays of level-shifters, delays due to power switches).

User can select the polarity of the outputs (main output OCx or complementary OCxN) independently for each output. This is done by writing to the CCxP and CCxNP bits in the TIMx_CCER register.

The complementary signals OCx and OCxN are activated by a combination of several control bits: the CCxE and CCxNE bits in the TIMx_CCER register and the MOE, OISx, OISxN, OSSI and OSSR bits in the TIMx_BDTR and TIMx_CR2 registers. Refer to Table for more details. In particular, the dead-time is activated when switching to the IDLE state (MOE falling down to 0).

Dead-time insertion is enabled by setting both CCxE and CCxNE bits, and the MOE bit if the break circuit is present. DTG[7:0] bits are used to control the dead-time generation for all channels. From a reference waveform OCxREF, it generates 2 outputs OCx and OCxN. If OCx and OCxN are active high:

- The OCx output signal is the same as the reference signal except for the rising edge, which is delayed relative to the reference rising edge.
- The OCxN output signal is the opposite of the reference signal except for the rising edge, which is delayed relative to the reference falling edge.

If the delay is greater than the width of the active output (OCx or OCxN) then the corresponding pulse is not generated.

The following figures show the relationships between the output signals of the dead-time generator and the reference signal OCxREF. (we suppose CCxP = 0, CCxNP = 0, MOE = 1, CCxE = 1 and CCxNE = 1 in these examples).



Figure 15-35 Complementary output with dead-time insertion




Figure 15-36 Dead-time waveforms with delay greater than the negative pulse.




Figure 15-37 Dead-time waveforms with delay greater than the positive pulse

The dead-time delay is the same for each of the channels and is programmable with the DTG bits in the TIMx_BDTR register.

Re-directing OCxREF to OCx or OCxN

In output mode (forced, output compare or PWM), OCxREF can be re-directed to the OCx output or to OCxN output by configuring the CCxE and CCxNE bits in the TIMx_CCER register. This allows the user to send a specific waveform (such as PWM or static active level) on one output while the complementary remains at its inactive level. Other possibilities are to have both outputs at inactive level or both outputs active and complementary with dead-time.

Note: When only OCxN is enabled (CCxE = 0, CCxNE = 1), it is not complemented and becomes active as soon as OCxREF is high. For example, if CCxNP = 0 then OCxN = OCxRef. On the other hand, when both OCx and OCxN are enabled (CCxE = CCxNE = 1) OCx becomes active when OCxREF is high whereas OCxN is complemented and becomes active when OCxREF is low.

15.3.12. Using the break function

The purpose of the braking function is to protect the power switch driven by the PWM signal generated by the timer. Two disconnect inputs are normally connected to the power stage and to the fault output of the three-phase inverter. When activated, the disconnect circuit turns off the PWM output and forces it to a predefined safe state. A number of internal MCU events can also be selected to trigger the output shutdown.

When using the break function, the output enable signals and inactive levels are modified according to additional control bits. In any case, the OCx and OCxN outputs cannot be set both to active level at a given time.

The brake source can be either the brake input pin, or the following internal sources:

- Output from CPU LOCKUP
- SRAM Parity Error Signal
- Clock failure events generated by the Clock Security System (CSS)
- Output from comparator

After reset, the break circuit is disabled and the MOE bit is low. User can enable the break function by setting the BKE bit in the TIMx_BDTR register. The break input polarity can be selected by configuring the BKP bit in the same register. BKE and BKP can be modified at the same time. When the BKE and BKP bits are written, a delay of 1 APB clock cycle is applied before the writing is effective. Consequently, it is necessary to wait 1 APB clock period to correctly read back the bit after the write operation.

Because MOE falling edge can be asynchronous, a resynchronization circuit has been inserted between the actual signal (acting on the outputs) and the synchronous control bit (accessed in the TIMx_BDTR register). It results in some delays between the asynchronous and the synchronous signals. In particular, if MOE is written to 1 whereas it was low, a delay (dummy instruction) must be inserted before reading it correctly. This is because the user writes an asynchronous signal, but reads a synchronous signal.

When a break occurs (selected level on the break input):

- The MOE bit is cleared asynchronously, putting the outputs in inactive state, idle state or in reset state (selected by the OSSI bit). This feature functions even if the MCU oscillator is off.
- Each output channel is driven with the level programmed in the OISx bit in the TIMx_CR2 register as soon as MOE = 0. If OSSI = 0 then the timer releases the enable output else the enable output remains high.
- When complementary outputs are used:
 - > The outputs are first put in reset state inactive state (depending on the polarity). This is done asynchronously so that it works even if no clock is provided to the timer.
 - If the timer clock is still present, then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the OISx and OISxN bits after a dead-time. Even in this case, OCx and OCxN cannot be driven to their active level together. Note that because of the resynchronization on MOE, the dead-time duration is a bit longer than usual (around 2 ck_tim clock cycles).
 - ➤ If OSSI = 0 then the timer releases the enable outputs else the enable outputs remain or become high as soon as one of the CCxE or CCxNE bits is high.
- The break status flag (BIF bit in the TIMx_SR register) is set. An interrupt can be generated if the BIE bit in the TIMx_DIER register is set.
- If the AOE bit in the TIMx_BDTR register is set, the MOE bit is automatically set again at the next update event UEV. This can be used to perform a regulation, for instance. Else, MOE remains low until it is written to '1' again. In this case, it can be used for security and the break input can be connected to an alarm from power drivers, thermal sensors or any security components.

Note: The break inputs is acting on level. Thus, the MOE cannot be set while the break input is active (neither automatically nor by software). In the meantime, the status flag BIF cannot be cleared.

The break can be generated by the BRK input which has a programmable polarity and an enable bit BKE in the TIMx_BDTR register.

In addition to the break input and the output management, a write protection has been implemented inside the break circuit to safeguard the application. It allows freezing the configuration of several parameters (dead-time duration, OCx/OCxN polarities and state when disabled, OCxM configurations, break enable and polarity). The user can choose from three levels of protection selected by

the LOCK bits in the TIMx_BDTR register. The LOCK bits can be written only once after an MCU reset.

The following figure shows the example of the output in response to a break.




Figure 15-38 Output behavior in response to a break

15.3.13. Clearing the OCxREF signal on an external event

The OCxREF signal for a given channel can be driven Low by applying a High level to the OC-REF_CLR_INPUT (OCxCE enable bit of the corresponding TIMx_CCMRx register set to '1'). The OCxREF signal remains Low until the next update event of UEV occurs. This function can only be used in output compare and PWM modes, and does not work in forced mode.

OCREF_CLR_INPUT can be configured through OCCS bit in TIMx_ SMCR register, in Choose between OCREF_ CLR and ETRF (after ETR filtering).

For example, the ETR signal can be connected to the output of a comparator to be used for current handling. In this case, the ETR must be configured as follow:

- 1. The External Trigger Prescaler should be kept off: bits ETPS[1:0] of the TIMx_SMCR register set to '00'.
- 2. The external clock mode 2 must be disabled: bit ECE of the TIMx_SMCR register set to '0'.
- 3. The External Trigger Polarity (ETP) and the External Trigger Filter (ETF) can be configured according to the user needs.

The Figure below shows the behavior of the OCxREF signal when the ETRF Input becomes High, for both values of the enable bit OCxCE. In this example, the timer TIMx is programmed in PWM mode.




Figure 15-39 Clearing TIM1 OCxREF

15.3.14. 6-step PWM generation

When complementary outputs are used on a channel, preload bits are available on the OCxM, CCxE and CCxNE bits. The preload bits are transferred to the shadow bits at the COM commutation event. The user can thus program in advance the configuration for the next step and change the configuration of all the channels at the same time. COM can be generated by software by setting the COM bit in the TIMx_EGR register or by hardware (on TRGI rising edge).

A flag is set when the COM event occurs (COMIF bit in the TIMx_SR register), which can generate an interrupt (if the COMIE bit is set in the TIMx_DIER register) or a DMA request (if the COMDE bit is set in the TIMx_DIER register).

The figure blow describes the behavior of the OCx and OCxN outputs when a COM event occurs, in 3 different examples of programmed configurations.




Figure 15-40 6-step generation, COM example (OSSR = 1)

15.3.15. One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. Select One-pulse mode by setting the OPM bit in the TIMx_CR1 register. This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

- In upcounting: $CNT < CCRx \le ARR$ (in particular, 0 < CCRx)
- In downcounting: CNT > CCRx




Figure 15-41 Example of one pulse mode

For example the user may want to generate a positive pulse on OC1 with a length of tpulse and after a delay of tdelay as soon as a rising edge is detected on the Tl2 input pin.

Let's use TI2FP2 as trigger 1

- Map Tl2FP2 to Tl2 by writing CC2S = '01' in the TlMx CCMR1 register.
- TI2FP2 must detect a rising edge, write CC2P = '0' in the TIMx_CCER register.
- Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TS = '110' in the TIMx_SMCR register.
- TI2FP2 is used to start the counter by writing SMS to '110' in the TIMx_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The t_{DELAY} is defined by the value written in the TIMx_CCR1 register
- The t_{PULSE} is defined by the difference between the auto-reload value and the compare value (TIMx_ARR-TIMx_CCR1).
- Assuming that a waveform from 0 to 1 is generated when a comparison match occurs, and a waveform from '1' to '0' is generated when the counter reaches the preload value. To do this, enable PWM mode 2 by writing OC1M = 111 in the TIMx_CCMR1 register. The user can optionally enable the preload registers by writing OC1PE = '1' in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case the compare value must be written in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on TI2. CC1P is written to '0' in this example.

In this example, the DIR and CMS bits in the TIMx_CR1 register should be low.

The user only wants one pulse, so '1' must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0).

Particular case: OCx fast enable:

In One-pulse mode, the edge detection on TIx input set the CEN bit which enables the counter. Then the comparison between the counter and the compare value makes the output toggle. But several clock cycles are needed for these operations and it limits the minimum delay t_{DELAY}.

If the user wants to output a waveform with the minimum delay, the OCxFE bit in the TIMx_CCMRx register must be set. Then OCxRef (and OCx) are forced in response to the stimulus, without taking in account the comparison. Its new level is the same as if a compare match had occurred. OCxFE acts only if the channel is configured in PWM1 or PWM2 mode.

15.3.16. Encoder interface mode

To select Encoder Interface mode write SMS = '001' in the TIMx_SMCR register if the counter is counting on TI2 edges only, SMS = '010' if it is counting on TI1 edges only and SMS = '011' if it is counting on both TI1 and TI2 edges.

Select the TI1 and TI2 polarity by programming the CC1P and CC2P bits in the TIMx_CCER register. When needed, the user can program the input filter as well.

The two inputs TI1 and TI2 are used to interface to an incremental encoder. Refer to Table 35. The counter is clocked by each valid transition on TI1FP1 or TI2FP2 assuming that it is enabled (CEN bit in TIMx_CR1 register written to '1'). TI1 and TI2 after input filter and polarity selection, TI1FP1= TI1 if not filtered and not inverted, TI2FP2 = TI2 if not filtered and not inverted. The sequence of transitions of the two inputs is evaluated and generates count pulses as well as the direction signal. Depending on the sequence the counter counts up or down, the DIR bit in the TIMx_CR1 register is modified by hardware accordingly. The DIR bit is calculated at each transition on any input (TI1 or TI2), whatever the counter is counting on TI1 only, TI2 only or both TI1 and TI2.

Encoder interface mode acts simply as an external clock with direction selection. This means that the counter just counts continuously between 0 and the auto-reload value in the TIMx_ARR register (0 to ARR or ARR down to 0 depending on the direction). So user must configure TIMx_ARR before starting, in the same way, the capture, compare, prescaler, repetition counter, trigger output features continue to work as normal. Encoder mode and External clock mode 2 are not compatible and must not be selected together. In this mode, the counter is modified automatically following the speed and the direction of the incremental encoder and its content, therefore, always represents the encoder's position. The count direction correspond to the rotation direction of the connected sensor. The table below summarizes the possible combinations, assuming TI1 and TI2 do not switch at the same time.

TI2FP2 signal Level on opposite signal TI1FP1 signal Active edge (TI1FP1 for TI2, TI2FP2 for TI1) Rising Rising Falling Falling Counting on High Down Up No count No count No count TI1 only Low Up Down No count No count No count Down Counting on High Up TI2 only Low No count No count Down Up Counting on High Down Up Down TI1 and TI2 Up Down Down Low Up

Table 15-1 Counting direction versus encoder signals

An external incremental encoder can be connected directly to the MCU without external interface logic. However, comparators are normally be used to convert the encoder's differential outputs to

digital signals. This greatly increases noise immunity. The third encoder output which indicate the mechanical zero position, may be connected to an external interrupt input and trigger a counter reset. The figure below gives an example of counter operation, showing count signal generation and direction control. It also shows how input jitter is compensated where both edges are selected. This might occur if the sensor is positioned near to one of the switching points. For this example we assume that the configuration is the following:

- CC1S = '01'(TIMx_CCMR1 register, TI1FP1 mapped on TI1).
- CC2S = '01' (TIMx_CCMR2 register, TI1FP2 mapped on TI2).
- CC1P = '0' (TIMx_CCER register, TI1FP1 non inverted, TI1FP1 = TI1).
- CC2P = '0' (TIMx CCER register, TI1FP2 non-inverted, TI1FP2 = TI2).
- SMS = '011' (TIMx_SMCR register, both inputs are active on both rising and falling edges).
- CEN = '1' (TIMx_CR1 register, counter enabled).




Figure 15-42 Example of counter operation in encoder interface mode.




Figure 15-43 Example of encoder interface mode with TI1FP1 polarity inverted

The timer when configured in Encoder Interface mode provides information on the sensor's current position. The user can obtain dynamic information (speed, acceleration, deceleration) by measuring the period between two encoder events using a second timer configured in capture mode. The output of the encoder which indicates the mechanical zero can be used for this purpose. Depending on the time between two events, the counter can also be read at regular times. This can be done by

latching the counter value into a third input capture register if available (then the capture signal must be periodic and can be generated by another timer).

15.3.17. Timer input XOR function

The TI1S bit in the TIMx_CR2 register, allows the input filter of channel 1 to be connected to the output of a XOR gate, combining the three input pins TIMx_CH1, TIMx_CH2 and TIMx_CH3. The XOR output can be used with all the timer input functions such as trigger or input capture.

15.3.18. Interfacing with Hall sensors

Example: the user wants to change the PWM configuration of the advanced-control timer TIM1 after a programmed delay each time a change occurs on the Hall inputs connected to one of the TIMx timers.

- Configure 3 timer inputs ORed to the TI1 input channel by writing the TI1S bit in the TIMx_CR2 register to '1'.
- Program the time base: write the TIMx_ARR to the max value (the counter must be cleared by the TI1 change. Set the prescaler to get a maximum counter period longer than the time between 2 changes on the sensors.
- Program channel 1 in capture mode (TRC selected): write the CC1S bits in the TIMx_CCMR1 register to '01'. The user can also program the digital filter if needed.
- Program channel 2 in PWM 2 mode with the desired delay: write the OC2M bits to '111' and the CC2S bits to '00' in the TIMx_CCMR1 register.
- Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2 register to '101'.

In the advanced-control timer TIM1, the right ITR input must be selected as trigger input, the timer is programmed to generate PWM signals, the capture/compare control signals are preloaded (CCPC = 1 in the TIMx_CR2 register) and the COM event is controlled by the trigger input (CCUS = 1 in the TIMx_CR2 register). The PWM control bits (CCxE, OCxM) are written after a COM event for the next step (this can be done in an interrupt subroutine generated by the rising edge of OC2REF).




Figure 15-44 Example of Hall sensor interface

15.3.19. TIMx and external trigger synchronization

The TIMx timer can be synchronized with an external trigger in several modes: Reset mode, Gated mode and Trigger mode.

Slave mode: Reset mode

The counter and its prescaler can be reinitialized in response to an event on a trigger input. Moreover, if the URS bit from the TIMx_CR1 register is low, an update event UEV is generated. Then all the preloaded registers (TIMx_ARR, TIMx_CCRx) are updated.

In the following example, the upcounter is cleared in response to a rising edge on TI1 input:

- Configure the channel 1 to detect rising edges on TI1. Configure the input filter duration (in this example, we don't need any filter, so we keep IC1F = 0000). The capture prescaler is not used for triggering, so there's no need to configure it. The CC1S bits select the input capture source only, CC1S = 01 in the TIMx_CCMR1 register. Write CC1P = 0 in TIMx_CCER register to validate the polarity (and detect rising edges only).
- Configure the timer in reset mode by writing SMS = 100 in TIMx_SMCR register. Select TI1 as the input source by writing TS = 101 in TIMx_SMCR register.
- Start the counter by writing CEN = 1 in the TIMx_CR1 register.

The counter starts counting on the internal clock, then behaves normally until TI1 rising edge. When TI1 rises, the counter is cleared and restarts from 0. In the meantime, the trigger flag is set (TIF bit in the TIMx_SR register) and an interrupt request can be sent if enabled (depending on the TIE and TDE bits in TIMx_DIER register).

The following figure shows this behavior when the auto-reload register $TIMx_ARR = 0x36$. The delay between the rising edge on TI1 and the actual reset of the counter is due to the resynchronization circuit on TI1 input.




Figure 15-45 Control circuit in reset mode

Slave mode: Gated mode

The counter can be enabled depending on the level of a selected input.

In the following example, the upcounter counts only when TI1 input is low:

- Configure the channel 1 to detect low levels on TI1. Configure the input filter duration (in this example, we don't need any filter, so we keep IC1F = 0000). The capture prescaler is not used for triggering, so the user does not need to configure it. The CC1S bits select the input capture source only, CC1S = 01 in TIMx_CCMR1 register. Write CC1P = 1 in TIMx_CCER register to validate the polarity (and detect low level only).
- Configure the timer in gated mode by writing SMS = 101 in TIMx_SMCR register. Select TI1 as the input source by writing TS = 101 in TIMx_SMCR register.
- Enable the counter by writing CEN = 1 in the TIMx_CR1 register (in gated mode, the counter doesn't start if CEN = 0, whatever is the trigger input level).

The counter starts counting on the internal clock as long as TI1 is low and stops as soon as TI1 becomes high. The TIF flag in the TIMx_SR register is set both when the counter start or stops. The delay between the rising edge on TI1 and the actual stop of the counter is due to the resynchronization circuit on TI1 input.




Figure 15-46 Control circuit in gated mode

The counter can start in response to an event on a selected input.

In the following example, the upcounter starts in response to a rising edge on TI2 input:

- Configure the channel 2 to detect rising edges on TI2. Configure the input filter duration (in this example, we don't need any filter, so we keep IC2F = 0000). The capture prescaler is not used for triggering, so there's no need to configure it. The CC2S bits are configured to select the input capture source only, CC2S= 01 in TIMx_CCMR1 register. Write CC2P = 1 in TIMx_CCER register to validate the polarity (and detect low level only).
- Configure the timer in trigger mode by writing SMS = 110 in TIMx_SMCR register. Select TI2 as the input source by writing TS = 110 in TIMx_SMCR register.

When a rising edge occurs on TI2, the counter starts counting on the internal clock and the TIF flag is set. The delay between the rising edge on TI2 and the actual start of the counter is due to the resynchronization circuit on TI2 input.




Figure 15-47 Control circuit in trigger mode

Slave mode: external clock mode 2 + trigger mode

The external clock mode 2 can be used in addition to another slave mode (except external clock mode 1 and encoder mode). In this case, the ETR signal is used as external clock input, and another input can be selected as trigger input (in reset mode, gated mode or trigger mode). It is recommended not to select ETR as TRGI through the TS bits of TIMx_SMCR register.

In the following example, the upcounter is incremented at each rising edge of the ETR signal as soon as a rising edge of TI1 occurs:

- Configure the external trigger input circuit by programming the TIMx_SMCR register as follows:
 - -ETF = 0000: no filter.
 - ETPS=00: prescaler disabled.
 - ETP=0: detection of rising edges on ETR and ECE = 1 to enable the external clock mode 2
- 2. Configure the channel 1 as follows, to detect rising edges on TI:
 - IC1F=0000: no filter
 - —The capture prescaler is not used for triggering and does not need to be configured.
 - -CC1S = 01 in TIMx_CCMR1 register to select only the input capture source
 - -CC1P = 0 in TIMx_CCER register to validate the polarity (and detect rising edge only).
- 3. Configure the timer in trigger mode by writing SMS = 110 in TIMx_SMCR register. Select TI1 as the input source by writing TS = 101 in TIMx_SMCR register.

A rising edge on TI1 enables the counter and sets the TIF flag. The counter then counts on ETR rising edges. The delay between the rising edge of the ETR signal and the actual reset of the counter is due to the resynchronization circuit on ETRP input.




Figure 15-48 Control circuit in external clock mode 2 + trigger mode

15.3.20. Timer synchronization

The TIM timers are linked together internally for timer synchronization or chaining. When a timer is in master mode, it can reset, start, stop or clock the counter of another timer in slave mode.

15.3.21. Debug mode

When the chip enters the debug mode, according to the setting of DBG_TIMx_STOP in the DBG module, the TIMx counter can continue to work normally or stop working.

15.4. TIM1 registers

15.4.1. TIM1 control register1 (TIM1_CR1)

Address offset:0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	CKD	[1:0]	ARPE	CMS	[1:0]	DIR	OPM	URS	UDIS	CEN
-	-	-	-	-	-	R'	W	RW	R	W	RW	RW	RW	RW	RW

31: 10 Reserved Clock division factor Clock division factor This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and saming clock used by the dead-time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the digital filters (ETR, TIx), Or the time generators and the generator gener	Bit	Name	R/W	Reset Value	Function
This bif-field indicates the division ratio between the time of cok (CK INT) frequency and the dead-time and sampling clock used by the dead-time generators and the digital filters (ETR, Tik), 00: tDTS = tX-CK_INT 01: tDTS = 2 x 1CK_INT 10: tDTS = 2 x 1CK_INT 11: Reserved, do not use this configuration. Auto-reload preload enable 0: TIMI_ARR register is not buffered 1: TIMI_ARR register is not buffered 1: TIMI_ARR register is not buffered 1: TIMI_ARR register is not buffered Center-aligned mode selection 00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR). 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCXS = 00 in TIMX_CMRX register) are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCXS = 00 in TIMX_CMRX register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCXS = 00 in TIMX_CMRX register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCXS = 00 in TIMX_CMRX register) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the counter is counting up or deventer) are set only when the coun	31: 10	Reserved			
7 ARPE RW 0 0: TIM1_ARR register is not buffered 1: TIM1_ARR register is buffered Center-aligned mode selection 00; Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR). 01; Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting down. 10; Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting up. 11; Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set both when the counter is counting up or down. Note: It is not allowed to switch from dege-aligned mode to center-aligned mode as long as the counter is enabled (CEN = 1). Direction 0: Counter used as upcounter 1: Counter used as upcounter Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode. One pulse mode 0: Counter used as update event 1: Counter stops counting at the next update event (clearing the bit CEN) Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt if enabled. These events can be: 2 URS RW 0 — Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.	9:8	CKD[1:0]	RW	00	This bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock used by the dead-time generators and the digital filters (ETR, TIx), 00: tDTS = tCK_INT 01: tDTS = 2 x tCK_INT 10: tDTS = 4 x tCK_INT
Center-aligned mode. The counter counts up or down depending on the direction bit (DIR). 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set both when the counter is counting up or down. Note: it is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN = 1). Direction 0: Counter used as upcounter 1: Counter used as downcounter Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode. One pulse mode 0: Counter is not stopped at update event 1: Counter stops counting at the next update event (clearing the bit CEN) Update request source This bit is till and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt if enabled. These events can be: 2 URS RW 0 — Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.	7	ARPE	RW	0	0: TIM1_ARR register is not buffered
0: Counter used as upcounter 1: Counter used as downcounter Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode. One pulse mode 0: Counter is not stopped at update event 1: Counter stops counting at the next update event (clearing the bit CEN) Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt if enabled. These events can be: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.	6:5	CMS[1:0]	RW	00	00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR). 01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting down. 10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set only when the counter is counting up. 11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS = 00 in TIMx_CCMRx register) are set both when the counter is counting up or down. Note: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled
OPM RW 0 0: Counter is not stopped at update event 1: Counter stops counting at the next update event (clearing the bit CEN) Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt if enabled. These events can be: 2 URS RW 0 - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.	4	DIR	RW	0	O: Counter used as upcounter Counter used as downcounter Note: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode.
This bit is set and cleared by software to select the UEV event sources. O: Any of the following events generate an update interrupt if enabled. These events can be: Counter overflow/underflow Setting the UG bit Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.	3	ОРМ	RW	0	Counter is not stopped at update event Counter stops counting at the next update event (clear-
	2	URS	RW	0	Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt if enabled. These events can be: - Counter overflow/underflow - Setting the UG bit - Update generation through the slave mode controller 1: Only counter overflow/underflow generates an update
	1	UDIS	RW	0	Interrupt or DMA request if enabled. Update disable

Bit	Name	R/W	Reset Value	Function
				This bit is set and cleared by software to enable/disable UEV event generation. 0: UEV enabled. The Update (UEV) event is generated by one of the following events: - Counter overflow/underflow
				- Setting the UG bit
				-Update generation through the slave mode controller Buff-
				ered registers are then loaded with their preload values. 1: UEV disabled. The Update event is not generated, shadow registers keep their value(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
0	CEN	RW	0	Counter enable 0: Counter disabled 1: Counter enabled Note: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

15.4.2. TIM1 control register2 (TIM1_CR2)

Address offset:0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Res	Res	Res	Res	Res	Res	Res	Res	Re	Re	Re	Res	Poo	Re	Res
S	Res	Res	Kes	Kes	Kes	Res	Kes	Kes	S	S	S	Res	Res	S	Kes
-	-	-	-	-	-	-		-	-		-	-	-	-	-
15	4.4	40	40	4.4	10	9	0	7	6	5	1	2	2	4	Λ
13	14	13	12	11	10	פ	0	1	U	3	4	3			U
Re	OIS	OIS3	OIS	OIS2	OIS	OIS1	OIS	TI1	0 N/		-	RE	CCU	Re	CCP
		_		OIS2 N	_		OIS 1	TI1 S	N	MS[2:0	-	RE S	CCU S	Re s	CCP C

Bit	Name	R/W	Reset Value	Function
31: 15	Reserved	-	0	Reserved, must be kept at reset value
14	OIS4	RW		Output Idle state 4 (OC4 output) refer to OIS1 bit.
13	OIS3N	RW	0	Output Idle state 3 (OC3N output) refer to OIS1N bit
12	OIS3	RW	0	Output Idle state 3 (OC3 output) refer to OIS1 bit
11	OIS2N	RW	0	Output Idle state 2 (OC2N output) refer to OIS1N bit
10	OIS2	RW	0	Output Idle state 2 (OC2 output) refer to OIS1 bit
9	OIS1N	RW	0	Output Idle state 1 (OC1N output) 0: OC1N = 0 after a dead-time when MOE = 0 1: OC1N = 1 after a dead-time when MOE = 0 Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register).
8	OIS1	RW	0	Output Idle state 1 (OC1 output) 0: OC1 = 0 (after a dead-time if OC1N is implemented) when MOE = 0 1: OC1 = 1 (after a dead-time if OC1N is implemented) when MOE = 0 Note: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BKR register)
7	TI1S	RW	0	TI1 selection 0: The TIMx_CH1 pin is connected to TI1 input 1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)
6:4	MMS[2:0]	RW	000	Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:

Bit	Name	R/W	Reset Value	Function
Bit	Name	R/W	Reset Value	000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset. 001: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic OR between CEN control bit and the trigger input when configured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register). 010: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer. 011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was al-
				ready high), as soon as a capture or a compare match occurred(TRGO). 100: Compare - OC1REF signal is used as trigger output (TRGO) 101: Compare - OC2REF signal is used as trigger output (TRGO) 110: Compare - OC3REF signal is used as trigger output (TRGO)
				111: Compare - OC4REF signal is used as trigger output (TRGO) Note: 1. The clock of the slave timer and ADC must first be enabled to receive signals from the master timer and not change during reception. 2. If the master and slave timers are not on the same bus, the holotype should be configured as the width that can be taken from the timer.
3	Res	-	0	Reserved, always read as 0.
2	ccus	RW	0	Capture/compare control update selection 0: When capture/compare control bits are preloaded (CCPC = 1), they are updated by setting the COMG bit only 1: When capture/compare control bits are preloaded (CCPC = 1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI. Note: This bit acts only on channels that have a complementary output.
1	Res		0	Reserved, always read as 0.
0	CCPC	RW	0	Capture/compare preloaded control 0:CCxE, CCxNE and OCxM bits are not preloaded 1:CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated only when a communication event (COM) occurs. Note: This bit acts only on channels that have a comple-
				mentary output.

15.4.3. TIM1 slave mode control register (TIM1_SMCR)

Address offset:0x08

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-		-	-	-	-		-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		. •			. •	•	U		•	9		•	_	•	U
ETP	ECE	_	S[1:0]		ETF	[3:0]	•	MSM	U	TS[2:0]	-	occs		MS[2:0	

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			
15	ETP	RW	0	External trigger polarity This bit selects whether ETR or reverse of ETR is used for trigger operations 0: ETR is non-inverted, active at high level or rising edge. 1: ETR is inverted, active at low level or falling edge.
14	ECE	RW	0	External clock enable This bit enables External clock mode 2. 0: External clock mode 2 disabled 1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.
13: 12	ETPS[1:0]	RW	00	External trigger prescaler External trigger signal ETRP frequency must be at most 1/4 of TIM1CLK frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks. 00: Prescaler OFF 01: ETRP frequency divided by 2 10: ETRP frequency divided by 4 11: ETRP frequency divided by 8
11: 8	ETF[3:0]	RW	0000	External trigger filter This bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 0001: fSAMPLING = fCK_INT, N = 2 0010: fSAMPLING = fCK_INT, N = 4 0011: fSAMPLING = fCK_INT, N = 8 0100: fSAMPLING = fDTS / 2, N = 6 0101: fSAMPLING = fDTS / 2, N = 8 0110: fSAMPLING = fDTS / 4, N = 8 1000: fSAMPLING = fDTS / 8, N = 8 1000: fSAMPLING = fDTS / 8, N = 8 1010: fSAMPLING = fDTS / 16, N = 5 1011: fSAMPLING = fDTS / 16, N = 6 1100: fSAMPLING = fDTS / 32, N = 6 1101: fSAMPLING = fDTS / 32, N = 6 1111: fSAMPLING = fDTS / 32, N = 6 1111: fSAMPLING = fDTS / 32, N = 8 Note: Care must be taken that fDTS is replaced in the formula by CK_INT when ETF[3:0] = 1, 2 or 3.
7	MSM	RW	0	Master/slave mode 0: No action 1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
6: 4	TS[2:0]	RW	000	Trigger selection This 3 bits are selected as the trigger inputs for synchronizing the counter. 000: TIM14 (ITR0) 001: Reserved (ITR1) 010: Reserved (ITR2) 011: Reserved (ITR3) 100: TI1 Edge Detector (TI1F_ED) 101: Filtered Timer Input 1 (TI1FP1) 110: Filtered Timer Input 2 (TI2FP2) 111: External Trigger input (ETRF) Note: These bits must be modified only when they are not used to avoid wrong edge detections at the transition.
3	occs	RW	0	OCREF clear selection. This bit is used to select the OCREF clear source. 0: OCREF_CLR_INT is connected to the OCREF_CLR input 1: OCREF_CLR_INT is connected to ETRF
2: 0	SMS[2:0]	RW	000	Slave mode selection

Bit	Name	R/W	Reset Value	Function
				When external signals are selected the active edge of the trigger
				signal (TRGI) is linked to the polarity selected on the external in-
				put (see Input Control register and Control Register description). 000: Slave mode disabled
				if CEN = '1' then the prescaler is clocked directly by the internal
				clock.
				001: Encoder mode 1
				Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.
				010: Encoder mode 2
				Counter counts up/down on TI1FP2 edge depending on TI2FP1
				level.
				011: Encoder mode 3
				Integration of Mode 1 and Mode 2
				100: Reset Mode
				Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers. 101: Gated Mode
				The counter clock is enabled when the trigger input (TRGI) is
				high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
				110: Trigger Mode
				The counter starts at a rising edge of the trigger TRGI (but it is not
				reset). Only the start of the counter is controlled.
				111: External Clock Mode 1
				Rising edges of the selected trigger (TRGI) clock the counter.
				Note: The gated mode must not be used if TI1F_ED is selected
				as the trigger input (TS = '100'). Indeed, TI1F_ED outputs 1 pulse
				for each transition on TI1F, whereas the gated mode checks the
				level of the trigger signal.

TIM1 Internal trigger connection

Slave TIM	ITR0(TS=000)	ITR1(TS=001)	ITR2(TS=010)	ITR3(TS=011)
TIM1	TIM14	reserved	reserved	reserved

15.4.4. TIM1 interrupt enable register (TIM1_DIER)

Address offset:0x0C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Res	Re	Re	Res	Res	Res	Res	Re	Res						
S	1763	1763	1763	1763	1703	1/03	1763	S	S	1/69	1/63	1/03	1/63	S	1/62
-	-	-		- (_	-	-	-	-	-	-	-	-	-	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	RE	RE	RE	RE	RE	RE	RE	DIE	TIE	COMI	CC4I	CC3I	CC2I	CC1I	UI
s	S	S	S	S	S	S	S	BIE	115	E	E	E	E	Ε	E
								DW	DW	DW	DW	DW	DW	DW	R
-	-	-	-	-	-	-	-	RW	RW	RW	RW	RW	RW	RW	W

Bit	Name	R/W	Reset Value	Function
31: 8	Reserved			Reserved, must be kept at reset value
				BIE: Break interrupt enable
7	BIE	RW	0	0: Break interrupt disabled
				1: Break interrupt enable
				TIE: Trigger interrupt enable
6	TIE	RW	0	0: Trigger interrupt disabled
				1: Trigger interrupt enabled
F	COMIE	DW	0	COMIE: COM interrupt enable
5	COMIE	RW	0	0: COM interrupt disabled

Bit	Name	R/W	Reset Value	Function
				1: COM interrupt enabled
				CC4IE: Capture/Compare 4 interrupt enable
4	CC4IE	RW	0	0: CC4 interrupt disabled
				1: CC4 interrupt enabled
				CC3IE: Capture/Compare 3 interrupt enable
3	CC3IE	RW	0	0: CC3 interrupt disabled
				1: CC3 interrupt enabled
				CC2IE: Capture/Compare 2 interrupt enable
2	CC2IE	RW	0	0: CC2 interrupt disabled
				1: CC2 interrupt enabled
				CC1IE: Capture/Compare 1 interrupt enable
1	CC1IE	RW	0	0: CC1 interrupt disabled
				1: CC1 interrupt enabled
				UIE: Update interrupt enable
0	UIE	RW	0	0: Update interrupt disabled
				1: Update interrupt enabled

15.4.5. TIM1 status register (TIM1_SR)

Address offset:0x010

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	R	R	Res	Res	Res	Res	R	IC4IF	IC3IF	IC2IF	IC1IF	IC4I	IC3IR	IC2I	IC1IR
es	es	es	1/69	1/63	1/63	1/63	es	10	5	10211	2	R	O	R	ICTIIC
								RC_	RC_	RC_	RC_	RC_	RC_	RC_	RC_
_	-	-	-	-	-	-		W0	W0	W0	W0	W0	W0	W0	W0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	R	R	CC4	CC3	CC2	CC1	R	BIF	TIF	COM	CC4I	CC3I	CC2I	CC1IF	UIF
es	es	es	OF	OF	OF	OF	es	DIF	IIF	IF	F	F	F	CCTIF	UIF
_			Rc_	Rc_	Rc_	Rc_		Rc_	Rc_	Rc_	Rc_	Rc_	Rc_	Rc w0	Rc_
	-	-	w0	w0	w0	w0	_	w0	w0	w0	w0	w0	w0	KC_WO	w0

Bit	Name	R/W	Reset Value	Function
31: 24	Reserved	U -	0	Reserved, must be kept at reset value
23	IC4IF	RC_W0	0	Falling edge capture 4 flag refer to IC1IF description
22	IC3IF	RC_W0	0	Falling edge capture 3 flag refer to IC1IF description
21	IC2IF	RC_W0	0	Falling edge capture 2 flag refer to IC1IF description
20	IC1IF	RC_W0	0	Falling edge capture 1 flag refer to IC1IF description This flag can be set by hardware to 1 only when the corresponding channel is configured for input capture and the capture event is triggered by the falling edge. It is cleared by software as' 0 'or by reading TIMx_ CCR1 clear '0'. 0: No duplicate capture generation. 1: Falling edge capture event occurs.
19	IC4IR	RC_W0	0	Rising edge capture 4 flag refer to IC1IR description
18	IC3IR	RC_W0	0	Rising edge capture 3 flag refer to IC1IR description
17	IC2IR	RC_W0	0	Rising edge capture 2 flag refer to IC1IR description
16	IC1IR	RC_W0	0	Rising edge capture 1 flag

Bit	Name	R/W	Reset Value	Function
				This flag can be set by hardware to 1 only when the corresponding channel is configured for input capture and the capture event is triggered by the rising edge. It is cleared by software as' 0 'or by reading TIMx_ CCR1 clear 0: No duplicate capture generation. 1: Rising edge capture event occurs.
12	CC4OF	Rc_w0	0	Capture/Compare 4 overcapture flag refer to CC10F description
11	CC3OF	Rc_w0	0	Capture/Compare 3 overcapture flag refer to CC10F description
10	CC2OF	Rc_w0	0	Capture/Compare 2 overcapture flag refer to CC1OF description
9	CC1OF	Rc_w0	0	Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'. 0: No overcapture has been detected. 1: The counter value has been captured in TIMx_CCR1 register while CC1OF flag was already set
8	Res	Rc_w0	0	Reserved, must be kept at reset value.
7	BIF	Rc_w0	0	Break interrupt flag This flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active. 0: No break event occurred. 1: An active level has been detected on the break input
6	TIF	Rc_w0	0	Trigger interrupt flag This flag is set by hardware on trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is cleared by soft ware. 0: No trigger event occurred. 1: Trigger interrupt pending
5	COMIF	Rc_w0	0	COM interrupt flag This flag is set by hardware on COM event (when Capture/compare Control bits - CCxE, CCxNE, OCxM - have been updated). It is cleared by software by writing it to '0'. 0: No COM event occurred. 1: COM interrupt pending.
4	CC4IF	Rc_w0	0	Capture/Compare 4 interrupt flag refer to CC1IF description
3	CC3IF	Rc_w0	0	Capture/Compare 3 interrupt flag refer to CC1IF description
2	CC2IF	Rc_w0	0	Capture/Compare 2 interrupt flag refer to CC1IF description
1	CC1IF	Rc_w0	0	Capture/Compare 1 interrupt flag If channel CC1 is configured as output: This flag is set by hardware when the counter matches the compare value, with some exception in center-aligned mode (refer to the CMS bits in the TIM1_CR1 register de scription). It is cleared by software. 0: No match. 1:The content of the counter TIM1_CNT matches the content of the TIM1_CCR1 register. If channel CC1 is configured as input: This bit is set by hardware on a capture. It is cleared by software or by reading the TIM1_CCR1 register. 0: No input capture occurred 1: The counter value has been captured in TIM1_CCR1 register (An edge has been detected on IC1 which matches the selected polarity) Note:The bit will also be set when CEN is turned on.
0	UIF	Rc_w0	0	Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. 0: No update occurred.

Bit	Name	R/W	Reset Value	Function
				1: Update interrupt pending. This bit is set by hardware when the registers are updated: -if the UDIS = 0 in the TIM1_CR1 register. When REP_CNT=0 generate an update event.(At overflow or underflow regarding the repetition counter value) -If UDIS=0, URS=0 in TIM1_CR1 register, when the UG=1 in TIM1_EGR register generate an update event (software reinitializes the CNT); -When CNT is reinitialized by a trigger event (refer to TIM1 slave mode control register (TIM1_SMCR)), if URS = 0 and UDIS = 0 in the TIM1_CR1 register.

15.4.6. TIM1 event generation register (TIM1_EGR)

Address offset:0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res										
-	-	-	-	-	-	-	-	-	-	-	- (-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG							
								W	W	W	\/\/	W	W	\/\/	W

Bit	Name	R/W	Reset Value	Function
31: 8	Reserved	-	0	Reserved, must be kept at reset value.
7	BG	W	0	Break generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action;
				1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt can occur if enabled.
6	TG	W	0	Trigger generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action 1: The TIF flag is set in TIM1_SR register. Related interrupt can occur if enabled.
5	COMG	W	0	Capture/Compare control update generation This bit can be set by software, it is automatically cleared by hardware 0: No action 1: When CCPC bit is set, it allows to update CCxE, CCxNE and OCxM bits Note: This bit acts only on channels having a complementary output.
4	CC4G	W	0	Capture/Compare 4 generation Refer to CC1G description
3	CC3G	W	0	Capture/Compare 3 generation Refer to CC1G description
2	CC2G	W	0	Capture/Compare 2 generation Refer to CC1G description
1	CC1G	W	0	Capture/Compare 1 generation This bit is set by software in order to generate an capture/compare event, it is automatically cleared by hardware. 0: No action 1: A capture/compare event is generated on channel CC1: If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIM1_CCR1 register. The CC1IF flag is set, the corresponding interrupt if enabled. The CC1OF flag is set if the CC1IF flag was already be set.

Bit	Name	R/W	Reset Value	Function
0	UG	W	0	Update generation This bit can be set by software, it is automatically cleared by hardware. 0: No action 1: Reinitialize the counter and generates an update of the registers. Note:that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR = 0 (upcounting), else it takes the auto-reload value (TIM1_ARR) if DIR = 1 (downcounting).

15.4.7. TIM1 capture/compare mode register1 (TIM1_CCMR1)

Address offset:0x18

Reset value:0x0000 0000

Output compare mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Re	Re	Re	Res	Res	Re	Re	Res	Re	Re	Re	Res	Res	Res	Re
1763	S	S	S	1/62	1/63	S	S	1/03	S	S	s	1769	1/63	1/63	S
-	-	-	-	-	-	-	-	-	-	-		,	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC2C E	00	C2M[2	:0]	OC2P E	CO2F E	CC2	S[1:0]	OC1C E	00	C1M[2	:0]	OC1P E	OC1F E	CC1S	S[1:0]
RW	R W	R W	R W	RW	RW	R W	R W	RW	R W	R W	R W	RW	RW	R W	RW

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	Reserved, must be kept at reset value.
15	OC2CE	RW	0	Output Compare 2 clear enable
14:12	OC2M[2:0]	RW	000	Output Compare 2 mode selection
11	OC2PE	RW	0	Output Compare 2 preload enable
10	OC2FE	RW	0	Output Compare 2 fast enable
9:8	CC2S[1:0]	RW	00	Capture/Compare 2 selection This bit-field defines the direction of the channel (input/out-put) as well as the used input. 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped on TI2 10: CC2 channel is configured as input, IC2 is mapped on TI1 11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through the TS bit (TIM1_SMCR register) Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIM1_CCER).
7	OC1CE	RW	0	Output Compare 1 clear enable OC1CE: Output Compare 1 Clear Enable 0: OC1Ref is not affected by the ETRF Input 1: OC1Ref is cleared as soon as a High level is detected on ETRF input
6:4	OC1M[2:0]	RW	00	Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. 000: Frozen - The comparison between the output compare register TIM1_CCR1 and the counter TIM1_CNT has no effect on the OC1REF. 001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).

Bit	Name	R/W	Reset Value	Function
				010 : Set channel 1 to inactive level on match. OC1REF
				signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
				011 : Toggle - OC1REF toggles when TIM1_CNT = TIM1_CCR1.
				100: Force inactive level - OC1REF is forced low.
				101: Force active level - OC1REF is forced high.
				110: PWM mode 1 - In upcounting, channel 1 is active as
				long as TIM1_CNT <tim1_ccr1 (oc1ref="0")="" 1="" as="" channel="" downcounting,="" else="" in="" inactive="" inactive.="" is="" long="" tim1_cnt=""> TIM1_CCR1 else active (OC1REF= '1').</tim1_ccr1>
				111: PWM mode 2 - In upcounting, channel 1 is inactive
				as long as TIM1_CNT < TIM1_CCR1 else active. In downcounting, channel 1 is active as long as TIM1_CNT > TIM1_CCR1 else inactive.
				Note1: These bits can not be modified as long as LOCK
				level 3 has been programmed(LOCK bits in TIMx_BDTR register) and CC1S = '00' (the channel is configured in output).
				Note2: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when the out-
				put compare mode switches from "frozen" mode to "PWM" mode.
				Output Compare 1 preload enable
				0: Preload register on TIM1_CCR1 disabled. TIM1_CCR1 can be written at anytime, the new value is taken in account
				immediately.
				1: Preload register on TIM1_CCR1 enabled. Read/Write operations access the preload register. TIM1_CCR1 pre-
2	OC1PE	DW		load value is loaded in the active register at each update
3	OCIPE	RW	0	event. Note: 1: These bits can not be modified as long as LOCK
				level 3 has been programmed (LOCK bits in TIMx_BDTR register) and CC1S = '00' (the channel is configured in out-
				put).
				2: The PWM mode can be used without validating the pre- load register only in one pulse mode. Else the behavior is
				not guaranteed.
				Output Compare 1 fast enable This bit is used to accelerate the effect of an event on the
				trigger in input on the CC output.
				0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to
2	OC1FE	RW	0	activate CC1 output when an edge occurs on the trigger
2	OCIFE	17.00	0	input is 5 clock cycles.1: An active edge on the trigger input acts like a compare
				match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to
				sample the trigger input and to activate CC1 output is re-
				duced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.
				Capture/Compare 1 selection
				This bit-field defines the direction of the channel (input/out-put) as well as the used input.
				00: CC1 channel is configured as output
				01: CC1 channel is configured as input, IC1 is mapped on TI1
1:0	CC1S[1:0]	RW	00	10: CC1 channel is configured as input, IC1 is mapped on
				TI2 11: CC1 channel is configured as input, IC1 is mapped on
				TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
				Note: CC1S bits are writable only when the channel is OFF
				(CC1E = '0' in TIM1_CCER).

Input Capture mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IC2F[3:0]		S[1:0]		IC1F	[3:0]		IC1PS	SC[1:0]	CC1S	S[1:0]				
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
31:16	Reserved	-	-	Reserved, must be kept at reset value.
15:12	IC2F	RW	0000	Input capture 2 filter
11:10	IC2PSC[1:0]	RW	00	Input/capture 2 prescaler
9:8	CC2S[1:0]	RW	0	Capture/Compare 2 selection This two bits defines the direction of the channel (input/out-put) as well as the used input. 00: CC2 channel is configured as output 01: CC2 channel is configured as input, IC2 is mapped on TI2 10: CC2 channel is configured as input, IC2 is mapped on TI1 11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIM1_SMCR register) Note: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIM1_CCER)
7:4	IC1F[3:0]	RW	0000	Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 1000: fSAMPLING=fDTS/8, N=6 0001: fSAMPLING=fDTS/8, N=8 0010: fSAMPLING=fDTS/8, N=8 0010: fSAMPLING=fDTS/8, N=8 0010: fSAMPLING=fDTS/16, N=5 0011: fSAMPLING=fDTS/16, N=5 1011: fSAMPLING=fDTS/16, N=6 1100: fSAMPLING=fDTS/2, N=6 1100: fSAMPLING=fDTS/2, N=8 1101: fSAMPLING=fDTS/3, N=5 0110: fSAMPLING=fDTS/4, N=6 1110: fSAMPLING=fDTS/4, N=6 1111: fSAMPLING=fDTS/4, N=8 1111: fSAMPLING=fDTS/3, N=8
3:2	IC1PSC[1:0]	RW	00	Input capture 1 prescaler This two bits defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E = '0' (TIM1_CCER register). 00: no prescaler, capture is done each time an edge is detected on the capture input 01: capture is done once every 2 events 10: capture is done once every 4 events 11: capture is done once every 8 events
1:0	CC1S[1:0]	RW	00	Capture/Compare 1 Selection This two bits defines the direction of the channel (input/out-put) as well as the used input. 00: CC1 channel is configured as output

Bit	Name	R/W	Reset Value	Function
				01: CC1 channel is configured as input, IC1 is mapped on
				TI1
				10: CC1 channel is configured as input, IC1 is mapped on
				TI2
				11: CC1 channel is configured as input, IC1 is mapped on
				TRC. This mode is working only if an internal trigger input
				is selected through TS bit (TIM1_SMCR register)
				Note: CC1S bits are writable only when the channel is OFF
				(CC1E = '0' in TIM1_CCER).

15.4.8. TIM1 capture/compare mode register 2 (TIM1_CCMR2)

Address offset:0x1C

Reset value:0x0000 0000

Output compare mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Re	Re	Re	Res	Res	Re	Re	Res	Re	Re	Re	Res	Res	Res	Re
1103	S	S	S	1703	1703	S	s	1703	S	S	s	1103	1103	1103	S
-	-		-	-	-		-		-	-	-	-		-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OC4C	0	241412	.01	OC4P	CO4F	004	214.0	OC3C	0	221/122	.01	OC3P	OC3F		
E	00	C4M[2	.0]	Е	Е	CC43	S[1:0	E	00	C3M[2:	.0]	Е	Е	CC3S	3[1:0]
	IC4F[3	3:0]		IC4PS	C[1:0]				IC3F[3:			IC3PS	C[1:0]		
RW	R	R	R	RW	RW	R	R	RW	R	R	R	RW	RW	R	RW
KVV	W	W	W	KVV	KVV	W	W	KVV	W	W	W	KVV	KVV	W	KVV

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	Reserved, must be kept at reset value.
15	OC4CE	RW	0	Output compare 4 clear enable
14:12	OC4M[2:0]	RW	000	Output compare 4 mode
11	OC4PE	RW	0	Output compare 4 preload enable
10	OC4FE	RW	0	Output compare 4 fast enable
9:8	CC4S[1:0]	RW	00	Capture/Compare 4 selection This bit-field defines the direction of the channel (in- put/output) as well as the used input. 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIM1_SMCR register) Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIM1_CCER).
7	OC3CE	RW	0	Output compare 3 clear enable
6:4	OC3M[2:0]	RW	00	Output compare 3 mode
3	OC3PE	RW	0	Output compare 3 preload enable
2	OC3FE	RW	0	Output compare 3 fast enable
1:0	CC3S[1:0]	RW	00	Capture/Compare 3 selection This bit-field defines the direction of the channel (input/out-put) as well as the used input. 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC3 is mapped on TI3 10: CC3 channel is configured as input, IC3 is mapped on TI4 11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIM1_SMCR register) Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIM1_CCER)

Input Capture mode:

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	Reserved, must be kept at reset value.
15:12	IC4F	RW	0000	Input capture 4 filter
11:10	IC4PSC	RW	00	Input capture 4 prescaler
9:8	CC4S	RW	00	Capture/Compare 4 selection This bit-field defines the direction of the channel (input/out-put) as well as the used input. 00: CC4 channel is configured as output 01: CC4 channel is configured as input, IC4 is mapped on TI4 10: CC4 channel is configured as input, IC4 is mapped on TI3 11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIM1_SMCR register) Note: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIM1_CCER)
7:4	IC3F	RW	0000	Input capture 3 filter
3:2	IC3PSC	RW	00	Input capture 3 prescaler
1:0	OC3S	RW	00	Capture/compare 3 selection This bit-field defines the direction of the channel (input/out-put) as well as the used input. 00: CC3 channel is configured as output 01: CC3 channel is configured as input, IC3 is mapped on TI3 10: CC3 channel is configured as input, IC3 is mapped on TI4 11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIM1_SMCR register) Note: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIM1_CCER).

15.4.9. TIM1 capture/compare enable register (TIM1_CCER)

Address offset:0x20

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
S	S	Kes	Kes	Res	Kes	Kes	Kes	K62	K62	Kes	Kes	Res	Res	Kes	Res
-	-	-	-	- (-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Re	14 Re	13 CC4	12 CC4	11 CC3	10 CC3	9 CC3	8 CC3	7 CC2	6 CC2	5 CC2	4 CC2	3 CC1	2 CC1	1 CC1	O CC1
_				CC3 NP				CC2 NP			-		2	CC1 P	

Bit	Name	R/W	Reset Value	Function
31: 14	Reserved	-	0	Reserved, must be kept at reset value.
13	CC4P	RW	0	Capture/Compare 4 output polarity refer to CC1P description
12	CC4E	RW	0	Capture/Compare 4 output enable refer to CC1E description
11	CC3NP	RW	0	Capture/Compare 3 complementary output polarity refer to CC1NP description
10	CC3NE	RW	0	Capture/Compare 3 complementary output enable refer to CC1NE description
9	CC3P	RW	0	Capture/Compare 3 output polarity refer to CC1P description
8	CC3E	RW	0	Capture/Compare 3 output enable refer to CC1E description
7	CC2NP RW 0		0	Capture/Compare 2 complementary output polarity refer to CC1NP description
6	CC2NE	RW	0	Capture/Compare 2 complementary output enable

Bit	Name	R/W	Reset Value	Function
				refer to CC1NE description
5	CC2P	RW	0	Capture/Compare 2 output polarity refer to CC1P description
4	CC2E	RW	0	Capture/Compare 2 output enable refer to CC1E description
3	CC1NP	RW	0	Capture/Compare 1 complementary output polarity 0: OC1N active high. 1: OC1N active low. Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIM1_BDTR register) and CC1S = "00" (the channel is configured in output).
2	CC1NE	RW	0	Capture/Compare 1 complementary output enable 0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits. 1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits.
1	CC1P	RW	0	Capture/Compare 1 output polarity CC1 channel configured as output: 0: OC1 active high 1: OC1 active low CC1 channel configured as input: CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. 00: non-inverted/rising edge The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). TIxFP1 is not inverted (trigger operation in gated mode or encoder mode). 01: inverted/falling edge The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). 10: reserved, do not use this configuration. 11: non-inverted/both edges The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. Note: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bits only when a Commutation event is generated. Note: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).
0	CC1E	RW	0	CC1 channel configured as output: 0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. 1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits. CC1 channel configured as input: This bit determines if a capture of the counter value can actually be done into the input capture/compare register 1 (TIM1_CCR1) or not. 0: Capture disabled. 1: Capture enabled.

Table 15-49 Output control bits for complementary OCx and OCxN channels with break feature

		Control b	oits		Output	state		
MOE	OSSI	OSSR	CcxE	CcxNE	OCx output state	OCxN output state		
		0	0	0	Output Disabled (not driven by the timer), OCx = 0, OCx_EN = 0	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0		
		0	0	1	Output Disabled (not driven by the timer), OCx = 0, OCx_EN = 0	OCxREF + Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1		
		0	1	0	OCxREF + Polarity OCx = OCxREF xor CCxP, OCx_EN = 1	Output Disabled (not driven by the timer) OCxN=0, OCxN_EN=0		
	V	0	1	1	OCREF + Polarity + dead-time OCx_EN=1	Complementary to OCREF (not OCREF) + Polarity + dead-time OCxN_EN=1		
1	X	1	0	0	Output Disabled (not driven by the timer) OCx=CCxP, OCx_EN=0	Output Disabled (not driven by the timer), OCxN=CCxNP, OCxN_EN=0		
		1 0 1		1	Output Disabled (not driven by the timer) OCx=CCxP, OCx_EN=1	OCxREF+Polarity OCxN=OCxREF xor CCxNP, OCxN_EN=1		
				0	OCxREF+Polarity OCx=OCxREF xor CCxP, OCx_EN=1	Off-State (output enabled and invalid level), OCxN=CCxNP, OCxN_EN=1		
		1	1	1	OCREF+Polarity + dead-time OCx_EN=1	Complementary to OCREF (not OCREF) + polarity + dead-time OCN_EN=1		
	0		0	0	Output Disabled (not driven by the timer), OCx=CCxP, OCx_EN=0	Output Disabled (not driven by the timer), OCxN=CCxNP, OCxN_EN=0		
	0		0	1	Output Disabled (not driven by the tim	ner),		
	0		1	0	Asynchronously: OCx=CCxP, OCx_E	N=0, OCxN=CCxNP, OCxN_EN=0		
	0	.,	1	1	Then if the clock is present: OCx = OI time, assuming that OISx and OISxN of both in active state.	do not correspond to OCX and OCxN		
0	1	Х	0	0	Output Disabled (not driven by the timer), OCx=CCxP, OCx_EN=0	Output Disabled (not driven by the timer), OCxN=CCxNP, OCxN_EN=0		
	1		0	1	Off-State (output enabled and invalid			
	1		1	0	Asynchronously: OCx=CCxP, OCx_E	•		
	1		1	1	Then if the clock is present: OCx = OI time, assuming that OISx and OISxN of both in active state	Sx and OCxN = OISxN after a dead-		

15.4.10. TIM1 counter (TIM1_CNT)

Address offset:0x24

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value
15:0	CNT[15:0]	RW	0	Counter value

15.4.11. TIM1 prescaler (TIM1_PSC)

Address offset:0x28

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PSC[15:0]														
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15:0	PSC[15:0]	RW	0	Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

15.4.12. TIM1 auto-reload register (TIM1_ARR)

Address offset:0x2c

Reset value:0x0000 FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res								
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ARR	[15:0]							
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15:0	ARR[15:0]	RW	0	Auto-reload value ARR is the value to be loaded in the actual auto-reload register. The counter is blocked while the auto-reload value is null.

15.4.13. TIM1 repetition counter register (TIM1_RCR)

Address offset:0x30

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-		-	-		-	-	
4 =															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7	6	5	4 REP	3	2	1	0

Bit	Name	R/W	Reset Value	Function
31: 8	Reserved			Reserved, must be kept at reset value.
7:0	REP[7:0]	RW	0	Repetition counter value These bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable. Each time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value

Bit	Name	R/W	Reset Value	Function
				only at the repetition update event U_RC, any write to the
				TIMx_RCR register is not taken in account until the next
				repetition update event.
				It means in PWM mode (REP+1) corresponds to:
				 the number of PWM periods in edge-aligned mode
				- the number of half PWM period in center-aligned mode.

15.4.14. TIM1 capture/compare register 1 (TIM1_CCR1)

Address offset:0x34

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
-	-	-	-	-	-	-	-	-	-	-	-		-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR ²	1[15:0]							
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15: 0	CCR1[15:0]	RW	0	Capture/Compare 1 value If channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIM1_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIM1_CNT and signaled on OC1 output. If channel CC1 is configured as input: CCR1 is the counter value transferred by the last input capture 1 event (IC1).

15.4.15. TIM1 capture/compare register 2 (TIM1_CCR2)

Address offset:0x38

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
-	-	-		-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR2	[15:0]							
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15:0	CCR2[15:0]	RW	0	Capture/Compare 2 value If channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value). It is loaded permanently if the preload feature is not selected in the TIM1_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIM1_CNT and signalled on OC2 output. If channel CC2 is configured as input:

ı	Bit	Name	R/W	Reset Value	Function
					CCR2 is the counter value transferred by the last input capture 2 event (IC2).

15.4.16. TIM1 capture/compare register 3 (TIM1_CCR3)

Address offset:0x3C

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
4.5	4.4	13	12	44	10	0	0	7	6	5	1	2	2	1	0
15	14	13	12		10	9	0	1	O	J	4	3			U
15	14	13	12	11	10	9	CCR3	[15:0]	O	<u> </u>	4	3		ı	U

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15:0	CCR3[15:0]	RW	0	Capture/Compare value If channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value). It is loaded permanently if the preload feature is not selected in the TIM1_CCMR3 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIM1_CNT and signalled on OC3 output. If channel CC3 is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3).

15.4.17. TIM1 capture/compare register 4 (TIM1_CCR4)

Address offset:0x40

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res							
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CCR4	[15:0]							
							R	W							

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept at reset value.
15:0	CCR4[15:0]	RW	0	Capture/Compare value If channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value). It is loaded permanently if the preload feature is not selected in the TIM1_CCMR4 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIM1_CNT and signalled on OC4 output. If channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (IC4).

15.4.18. TIM1 break and dead-time register (TIM1_BDTR)

Address offset:0x44

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOE	AOE	BKP	BKE	OSSR	OSSI	LOCI	LOCK[1:0]				DTG	[7:0]			
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	RW	0	Reserved, must be kept at reset value.
15	MOE	RW	0	Main output enable This bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output. O: OC and OCN outputs are disabled or forced to idle state. 1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIM1_CCER register).
14	AOE	RW	0	Automatic output enable 0: MOE can be set only by software 1: MOE can be set by software or automatically at the next update event (if the break input is not be active) Note: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM1_BDTR register).
13	ВКР	RW	0	Break polarity 0: Break input BRK is active low 1: Break input BRK is active high Note: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIM1_BDTR register).
12	BKE	RW	0	Break enable 0: Break inputs (BRK and BRK_ACTH) disabled 1, Break inputs (BRK and BRK_ACTH) enabled Note: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIM1_BDTR register).
11	OSSR	RW	0	Off-state selection for Run mode This bit is used when MOE = 1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer. Refer to the detailed decreption of OC/OCN enable(capture/compare enable register(TIM1_CCER)). 0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal = 0). 1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE = 1 or CCxNE = 1. Then, OC/OCN enable output signal = 1 Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIM1_BDTR register).
10	OSSI	RW	0	Off-state selection for Idle mode This bit is used when MOE = 0 on channels configured as outputs. 0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal = 0). 1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE = 1 or CCxNE = 1. OC/OCN enable output signal = 1) Note: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIM1_BDTR register).
9:8	LOCK[1:0]	RW	00	Lock configuration These bits offer a write protection against software errors. 00: LOCK OFF - No bit is write protected. 01: LOCK Level 1,DTG/BKE/BKP/AOE bits in TIM1_BDTR register and OISx/OISxN bits in TIM1_CR2 register and can no longer be written.

Bit	Name	R/W	Reset Value	Function
				 10: LOCK Level 2,LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIM1_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written. 11: LOCK Level 3, LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIM1_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written. Note: The LOCK bits can be written only once after the reset. Once the TIM1_BDTR register has been written, their content is frozen until the next reset.
7:0	DTG[7:0]	RW	0000 0000	Dead-time generator setup This bit-field defines the duration of the dead-time inserted between the complementary outputs. DT correspond to this duration. DTG[7:5] = 0xx = > DT = DTG[7:0]x tdtg with tdtg = tDTS. DTG[7:5] = 10x = > DT = (64+DTG[5:0])xtdtg with Tdtg = 2xtDTS. DTG[7:5] = 110 = > DT = (32+DTG[4:0])xtdtg with Tdtg = 8xtDTS. DTG[7:5] = 111 = > DT = (32+DTG[4:0])xtdtg with Tdtg = 16xtDTS. Example if TDTS = 125 ns (8 MHz), dead-time possible values are: 0 to 15875 ns by 125 ns steps, 16 us to 31750 ns by 250 ns steps, 32 us to 63 us by 1 us steps, 64 us to 126 us by 2 us steps Note: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM1_BDTR register).

15.4.19. TIM1 register mapping

	.4. 13.	b. Thirt register mapping																															
O ff s et	Regis- ter	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
0 x 0	TIM1_ CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	[0.1JCN]	CAD[1:0]	ARPE	CM2[4-0]	[0:1]OMO	DIR	OPM	URS	NDIS	CEN							
0	Reset value																							0	0	0	0	0	0	0	0	0	0
0 x 0	TIM1_ CR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OIS4	OIS3N	OIS3	OIS2N	OIS2	OIS1N	OIS1	TIIS	MN	/IS [2	:0]	Res.	ccus	Res.	CCPC
4	Reset value			`															0	0	0	0	0	0	0	0	0	0	0		0		0
0 x 0	TIM1_ SMCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ЕТР	ECE	ETDeff.01	[0]er-		ETF	[3:0]		MSM	Т	S[2:0]	occs	SM	1S [2:	:0]
8	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 0	TIM1_ DIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BIE	TIE	COMIE	CC4IE	CC3IE	CC2IE	CC1IE	UIE
č	Reset value																									0	0	0	0	0	0	0	0
0 x 1	TIM1_ SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IC4IF	IC3IF	IC2IF	IC1IF	IC4IR	IC3IR	IC2IR	IC1IR	Res.	Res.	Res.	CC40F	CC3OF	CC2OF	CC10F	Res.	BIF	TIF	COMIF	CC4IF	CC3IF	CC2IF	CC11F	UIF
Ö	Reset value									0	0	0	0	0	0	0	0				0	0	0	0		0	0	0	0	0	0	0	0
0 x	TIM1_ EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BG	TG	COMG	CC4G	CC3G	CC2G	CC1G	UG
1 4	Reset value																									0	0	0	0	0	0	0	0
0 x 1 8	TIM1_ CCMR 1(out- put	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OC2CE		DC2N [2:0]		OC2PE	CO2FE	C(5 [1:	3	OC1CE		OC1M [2:0]	1	OC1PE	OC1FE	CC S [1:	;

O ff s	Regis- ter	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
et	com-																																
	pare mode)																																
	Reset																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Value TIM1_																	0		O	Ū				0	0	O	Ů	Ů			Ů	•
0 x	CCMR 1(In- put	Res.		IC2F	[3:0]		[0:1] JSGCJ	7. I Jo	CC2 S			IC1F	[3:0]		0.100010	٠ <u>-</u> ا	CC1 S																
1 8	Cap- ture mode)																					200	1021	[1:	:0]					2	5	[1:	0]
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	TIM1_ CCMR																	ш						00	24	ш					m	CC	٠,
0 x	2(out- put cap-	Res.	OC4CE	(OC4N [2:0]	1	OC4PE	CO4FE	CC S [1:	3	OC3CE		OC3N [2:0]	1	OC3PE	OC3FE	CC S [1:	;															
1 C	ture mode)																																
	Reset value TIM1_																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	CCMR 2(In-					10																5	[0:1]	CC	24					2	[o	CC	23
x 1	put Cap-	Res.	Res	Res.	Res.	Res.	Res.	Res	Res	Res.	Res.	Res.	Res	Res.	Res.	Res.	Res.		IC4F	[3:0]		[0.1] JODO	74130	[1:			IC3F	[3:0]		000	[0:1] Delection	S [1:	
С	ture mode) Reset																																
0	value TIM1_	()											(0)		(0)		.0.	0	0	о <u>Ч</u>	0 #	0 dv	O BN	o dg	0 1	0 dV	O BV	0	0	0	0 밀	0	0
х 2	CCER	Res.	Res	Res.	Reg	Res	Reg	CC4P	CC4E	CC3NP	CC3NE	CC3P	CC3E	CC2NP	CC2NE	CC2P	CC2E	CC1NP	CC1NE	CC1P	CC1E												
0	Reset value TIM1_	(i	3.	9.	0.	()	()	.0	0.	9.	.0	()	ró	.0	ró	· i	ó		-							0	0	0	0	0	0	0	0
х 2	CNT	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Re				_					15:0							
4 0	value TIM1_	es.	S.	S.	S.	. SS	S.	S.	.S.	S.	S.	S.	S.	es.	SS.	SS.	es.	0	0	0	0	0	0	0	0	15:0	0	0	0	0	0	0	0
x 2	PSC Reset	Re	Res	Re	Re	Re	Re	0	0	0	0	0	0	0	0	15:0 <u>]</u>	0	0	0	0	0	0	0										
0	value TIM1_ ARR	Res.	ses.	Res.	Res.	Ses.	Res.	Res.	Res.	Res.									15:0														
x 2 C	Reset value	L.	L	F	K	H	K	H		T.	K	H		F		F	H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0 x	TIM1_ RCR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				REP	[7:0]																			
3 0	Reset value																									0	0	0	0	0	0	0	0
0 x	TIM1_ CCR1	Res.							C	CR1	[15:0)]																					
3 4	Reset value					1												0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 3	TIM1_ CCR2	Res.	Res.	Res.	Res.	Res	Res.	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.	Res.		1			1		C	CR2	[15:0)]						
8	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 3	TIM1_ CCR3 Reset	Res	Res.	Res.	Res	Res.	Res	Res	Res	Res.	Res.	Res.	Res	Res	Res	Res.	Res.					1				[15:0							
Č 0	value TIM1	63	6	S.	3.	ιń	(0)	60	(1)	ιń	0,	(0)	60	60	60	(0)	(ń	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
х 4	CCR4 Reset	Res.	_	I .		•	_				[15:0		_	_	_																		
0	value TIM1_	S.	v,	ů.	S.	S.	Š.	S.	Ċ,	ů.	Š.	Š.	Š.	S.	Ś	Š.	ů.	0	0	О О	0	SR	0	0 LC		0	0	0	0	0	0	0	0
0 x 4	BDTR	Res	Res.	Res	Res	Res	Res	Res.	Res.	MOE	AOE	BKP	BKE	OSSR	OSSI	[1:					DTG	[7:0]		ı									
4	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

16. General purpose timer (TIM14)

16.1. TIM14introduction

The general-purpose timer TIM14 consist of a 16-bit auto-reload counter driven by a programmable prescaler.

It may be used for a variety of purposes, including measuring the pulse lengths of input signals (input capture) or generating output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the RCC clock controller prescalers.

16.2. TIM14 main features

- 16-bit up auto-reload counter
- 16-bit programmable prescaler used to divide the counter clock frequency by any factor between 1 and 65536
- One independent channel for:
 - Input capture
 - Output capture
 - PWM generation (Edge-aligned modes)
- Interrupt generation on the following events:
 - Update: counter overflow, counter initialization (by software)
 - Input capture
 - Output capture




Figure 16 1 TIM14 Diagram

16.3. TIM14 functional description

16.3.1. Time-base unit

The main block of the programmable general purpose timer is a 16-bit upcounter with its related auto-reload register. The counter clock can be divided by a prescaler.

The counter, the auto-re load register and the prescaler register can be written or read by software. This is true even when the counter is running. The time-base unit includes:

- Counter register (TIM14_CNT)
- Prescaler register (TIM14_PSC)
- Auto-reload register (TIM14_ARR)

The auto-reload register is preloaded. Writing to or reading from the auto-reload register accesses the preload register. The content of the preload register are transferred into the shadow register permanently or at each update event (UEV), depending on the auto-reload preload enable bit (ARPE) in TIM14_CR1 register. The update event is sent when the counter reaches the overflow and if the UDIS bit equals 0 in the TIM14_CR1 register. It can also be generated by software. The counter is clocked by the prescaler output CK_CNT, which is enabled only when the counter enable bit (CEN) in TIM14_CR1 register is set.

Note that the counter starts counting 1 clock cycle after setting the CEN bit in the TIM14_CR1 register.

Prescaler description:

The prescaler can divide the counter clock frequency by any factor between 1 and 65536. It is based on a 16-bit counter controlled through a 16-bit register (in the TIM14_PSC register). It can be changed on the fly as this control register is buffered. The new prescaler ratio is taken into account at the next update event.

The following figures give some examples of the counter behavior when the prescaler ratio is changedy:




Figure 16-1 Counter timing diagram with prescaler division change from 1 to 2




Figure 16-2 Counter timing diagram with prescaler division change from 1 to 4

Upcounting mode

The counter counts from 0 to the auto-reload value(TIM14_ARR register value), then restarts from 0 and generates a counter overflow event.

Each count overflow generates an update event. An update event can also be generated by setting the UG bit in the TIM_EGR register(by software or by using the slave mode controller).

The UEV event can be disabled by software by setting the UDIS bit in TIM14_CR1 register. This is to avoid updating the shadow registers while writing new values in the preload registers. Then no update event occurs until the UDIS bit has been written to 0. However, the counter restarts from 0, as well as the counter of the prescaler (but the prescale rate does not change). In addition, if the URS bit (update request selection) in TIM14_CR1 register is set, setting the UG bit generates an update event UEV but without setting the UIF flag (thus no interrupt request is sent). This is to avoid generating both update and capture interrupts when clearing the counter on the capture event.

When an update event occurs, all the registers are updated and the update flag (UIF bit in TIM14_SR register) is set (depending on the URS bit):

- The auto-reload shadow register is updated with the preload value (TIM14_ARR).
- The buffer of the prescaler is reloaded with the preload value (content of the TIM14_PSC register).

The following figures show some examples of the counter behavior for different clock frequencies when $TIM14_ARR = 0x36$




Figure 16-3 Counter timing diagram, internal clock divided by 1




Figure 16-4 Counter timing diagram, internal clock divided by 2




Figure 16-5 Counter timing diagram, internal clock divided by 4




Figure 16-6 Counter timing diagram, internal clock divided by N




Figure 16-7 Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preload)




Figure 16-8 Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)

16.3.2. Clock sources

The clock for the counter is provided by the internal clock (CK_INT). The CEN BIT of the TIMx_CR1 register and the UG bit of th TIM 14_EGR register are the actual control bits (except that the UG bit is automatically cleared) and can only be changed by software. Once the CEN bit is set to 1, the internal clock supplies the clock to the divider.




Figure 16-9 Control circuit in normal mode, internal clock divided by 1

16.3.3. Capture/compare channels

Each Capture/Compare channel is built around a capture/compare register (including a shadow register), a input stage for capture (with digital filter, multiplexing and prescaler) and an output stage (with comparator and output control).




Figure 16-10 TIM14 Capture/compare channel(example: channel 1 input stage)

The input stage samples the corresponding TIx input to generate a filtered signal TIxF. Then, an edge detector with polarity selection generates a signal (TIxFPx) which can be used as trigger input by the slave mode controller or as the capture command. It is prescaled before the capture register (ICxPS).

The output stage generates an intermediate waveform which is then used for reference (active high). The polarity acts at the end of the chain.

The capture/compare block is made of one preload register and one shadow register. Write and read always access the preload register.

In capture mode, captures are actually done in the shadow register, which is copied into the preload register.

In compare mode, the content of the preload register is copied into the shadow register which is compared to the counter.

16.3.4. Input capture mode

In input capture mode, the Capture/Compare Registers(TIM14_CCRx) are used to latch the value of the counter after a transition detected by the corresponding ICx signal. When a capture occurs, the corresponding CCxIF flag (TIM14_SR register) is set. If a capture occurs while the CCxIF flag was already hign, the the over-capure flag CCxOF(TIMx_SR register) is set. CCxIF can be cleared by software by writing it to 0 or by reading the capure data stored in the register. CCxOF is cleared when it is written with 0.

The following example shows how to capture the counter value in TIM14_CCR1 when TI1 input rises. As the following two procedure show:

- Select the active input: TIM14_CCR1 must be linked to the TI1 input, so write the CC1S= 01 in the TIM14_CCMR1 register. As soon as CC1S becomes different from 00, the channel is configured in input and the TIM14_CCR1 register becomes read-only.
- Program the appropriate input filter duration in relation with the signal connected to the timer (when the input is one of the TIx (ICxF bits in the TIM14_CCMRx register). Suppose that, when toggling, the input signal is not stable during at must 5 internal clock cycles. We must program a filter duration longer than these 5 clock cycles. We can validate a transition on TI1 when 8 consecutive samples with the new level have been detected (sampled at fDTS frequency). Then write IC1F= 0011 in the TIM14_CCMR1 register.
- Select the edge of the active transition on the TI1 channel by writing the CC1P=0(rising) (and CC1NP=0)in the TIMx_CCER register.
- Program the input prescaler. In our example, we wish the capture to be performed at each valid transition, so the prescaler is disabled (write IC1PS=00 in the TIMx_CCMR1 register).
- Enable capture from the counter into the capture register by setting the CC1E bit in the TIMx_CCER register.
- If needed, enable the related interrupt request by setting the CC1IE bit in the TIMx_DIER register.

When an input capture occurs:

- The TIM14_CCR1 register gets the value of the counter on the active transition.
- CC1IF flag is set (interrupt flag). CC1OF is also set if at least two consecutive captures occurred whereas the flag was not cleared.
- An interrupt is generated depending on the CC1IE bit.

In order to handle the overcapture, it is recommended to read the data before the overcapture flag. This is to avoid missing an overcapture which could happen after reading the flag and before reading the data.

Note: IC interrupt requests can be generated by software by setting the corresponding CCxG bit in the TIMx_EGR register.

16.3.5. Force ouput mode

In this mode (CCxS bits=00 in the TIM14_CCMRx register), each output compare signal (OCxREF and the corresponding OCx) can be forced to active or inactive level directly by software, independently of any comparison between the output compare register and the counter.

To force an output compare signal (OCxREF/OCx) to its active level, one just needs to write OCxM bits=101, in the corresponding TIM14_CCMRx register. Thus OCxREF is forced high(OCxREF is always active high) and OCx get opposite value to CCxP polarity bit. For instance, CCxP = 0 (OCx active high) = > OCx is forced to high level.

OCxREF signal can be forced low by writing the OCxM bits to 100 in the TIM14_CCMRx register.

The comparison between the TIM14_CCRx shadow register and the counter is still performed and allows the flag to be set. This is described in the Output Compare Mode section.

16.3.6. Output compare mode

This function is used to control an output waveform or indicating when a period of time has elapsed.

When a match is found between the capture/compare register and the counter, the output compare function:

- Assigns the corresponding output pin to a programmable value defined by the output compare mode (OCxM bits in the TIM14_CCMRx register) and the output polarity (CCxP bit in the TIMx_CCER register). The output pin can keep its level (OCXM = 000), be set active (OCxM = 001), be set inactive (OCxM = 010) or can toggle (OCxM = 011) on match.
- Sets a flag in the interrupt status register (CCxIF bit in the TIMx_SR register).
- Generates an interrupt if the corresponding interrupt mask is set (CCXIE bit in the TIM14_DIER register).

The TIM14_CCRx registers can be programmed with or without preload registers using the OCxPE bit in the TIM14_CCMRx register.

In output compare mode, the update event UEV has no effect on OCxREF and OCx output. The timing resolution is one count of the counter. Output compare mode can also be used to output a single pulse (in One Pulse mode).




Figure 16-11 Output compare mode, toggle on OC1

16.3.7. PWM mode

Pulse Width Modulation mode allows generating a signal with a frequency determined by the value of the TIMx_ARR register and a duty cycle determined by the value of the TIMx_CCRx register. The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing '110' (PWM mode 1) or '111' (PWM mode 2) in the OCxM bits in the TIM14_CCMRx register. The corresponding preload register must be enabled by setting the OCxPE bit in the TIM14_CCMRx register, and eventually the auto-reload preload register (in upcounting or centeraligned modes) by setting the ARPE bit in the TIM14_CR1 register.

As the preload registers are transferred to the shadow registers only when an update event occurs, before starting the counter, the user must initialize all the registers by setting the UG bit in the TIM14 EGR register.

OCx polarity is software programmable using the CCxP bit in the TIM14_CCER register. It can be programmed as active high or active low. The CcxE bit in the TIM14 CCER register controls the OCx output enable.

In PWM mode (1 or 2), TIM14_CNT and TIM14_CCRx are always compared to determine whether TIM14_CCRx ≤ TIM14_CNT.

The timer can only generate PWM in edge-aligned mode if the counter is counting up.

PWM edge-aligned mode

Here is an example of PWM mode 1. The reference PWM signal OCxREF is high as long as TIM14_CNT < TIMx_CCRx else it becomes low. If the compare value in TIM14_CCRx is greater than the autoreload value (in TIM14_ARR) then OCxREF is held at '1'. If the compare value is 0 then OCxRef is held at '0'.

The following figure shows some edge-aligned PWM waveforms in an example where TIMx_ARR = 8.




Figure 16-12 Edge-aligned PWM waveforms (ARR=8)

16.3.8. One-pulse mode

One-pulse mode (OPM) is a particular case of the previous modes. It allows the counter to be started in response to a stimulus and to generate a pulse with a programmable length after a programmable delay.

Starting the counter can be controlled through the slave mode controller. Generating the waveform can be done in output compare mode or PWM mode. Select One-pulse mode by setting the OPM bit in the TIMx_CR1 register.

This makes the counter stop automatically at the next update event UEV.

A pulse can be correctly generated only if the compare value is different from the counter initial value. Before starting (when the timer is waiting for the trigger), the configuration must be:

• In upcounting: CNT < CCRx ≤ ARR (in particular, 0 < CCRx),

Here is an example of one pulse mode.




Figure 16-13 Example of one pulse mode

For example, the user may want to generate a positive pulse on OC1 with a length of tPULSE and after a delay of tDELAY as soon as a positive edge is detected on the TI2 input pin.

Let's use TI2FP2 as trigger 1:

- Map TI2FP2 to TI2 by writing CC2S = 01 in the TIMx_CCMR1 register.
- TI2FP2 must detect a rising edge, write CC2P = 0 in the TIMx_CCER register.
- Configure TI2FP2 as trigger for the slave mode controller (TRGI) by writing TS=110 in the TIMx_SMCR register.
- TI2FP2 is used to start the counter by writing SMS=110 in the TIMx_SMCR register (trigger mode).

The OPM waveform is defined by writing the compare registers (taking into account the clock frequency and the counter prescaler).

- The tDELAY is defined by the value written in the TIMx_CCR1 register.
- The tPULSE is defined by the difference between the auto-reload value and the compare value (TIMx_ARR-TIMx_CCR1).
- When the user to build a waveform with a transition from 0 to 1 when a compare match occurs and a transition from 1 to 0 when the counter reaches the auto-reload value. To do this, enable PWM mode 2 by writing OC1M = 111 in the TIMx_CCMR1 register. The user can optionally enable the preload registers by writing OC1PE = 1 in the TIMx_CCMR1 register and ARPE in the TIMx_CR1 register. In this case the compare value must be written in the TIMx_CCR1 register, the auto-reload value in the TIMx_ARR register, generate an update by setting the UG bit and wait for external trigger event on TI2. CC1P is written to 0 in this example.

In this example, the DIR and CMS bits in the TIMx_CR1 register should be low.

The user only wants one pulse (Single mode), so '1' must be written in the OPM bit in the TIMx_CR1 register to stop the counter at the next update event (when the counter rolls over from the auto-reload value back to 0).

When OPM bit in the TIMx_CR1 register is set to '0', so the Repetitive Mode is selected.

16.3.9. Timer synchronization

The TIM timers are linked together internally for timer synchronization or chaining. When a timer is in master mode, it can reset, start, stop or clock the counter of another timer in slave mode.

16.3.10. Debug mode

When the chip enters the debug mode(M0+stops), according to the setting of DBG_TIMx_STOP in the DBG module, the TIMx counter can continue to work normally or stop working

16.4. TIM14 register

16.4.1. TIM14control register 1 (TIM14_CR1)

Address offset:0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	- <	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9	8 [1:0]	7 ARPE	6	5 es	4 Res	3 OPM	2 URS	1 UDIS	O CEN

Bit	Name	R/W	Reset Value	Function
31: 10	Reserved	-	0	Reserved, must be kept as reset value
9:8	CKD[1:0]	RW		Clock division, these 2 bits are defined in the timer clock(CK_INT)frequency, the frequency division ratio between the sampled clocks used 00: tDTS = tCK_INT 01: tDTS = 2 x tCK_INT 10: tDTS = 4 x tCK_INT
7	ARPE	RW	0	Auto-reload preload enable 0: TIM14_ARR register is not buffered 1: TIM14_ARR register is buffered
6:4	Reserved	-	0	Reserved, must be kept as reset value
3	ОРМ	RW	0	One pulse mode 0: Counter is not stopped at update event; 1: Counter stops counting at the next update event(clearing the bit CEN)
2	URS	RW	0	Update request source This bit is set and cleared by software to select the UEV event sources. 0: Any of the following events generate an update interrupt request if enabled. Update interrupt request - Counter overflow/underflow - Setting the UG bit

Bit	Name	R/W	Reset Value	Function
				Only counter overflow/underflow generates an update interrupt request if enabled.
1	UDIS	RW	0	Update disable This bit is set and cleared by software to enable/disable UEV event generation. 0: UEV enabled. The Update (UEV) event is generated by one of the following events: - Counter overflow/underflow - Setting the UG bit Buffered registers are then loaded with their preload values. 1: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
0	CEN	RW	0	Counter enable 0: Counter disabled 1: Counter enabled Note:External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.

16.4.2. TIM14 DMA/interrupt enable register (TIM14_DIER)

Address offset:0x0C

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
-	-	-	-	-	-	-		-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res										CC1IE	UIE			
-											RW	RW			

Bit	Name	R/W	Reset Value	Function
31: 2	Reserved			Reserved, must be kept as reset value
				CC1IE: Capture/compare 1 interrupt enable
1	CC1IE	RW	0	0: CC1 interrupt disabled
				1: CC1 interrupt enable
				UIE: Update interrupt enable
0	UIE	RW	0	0: Update interrupt disable
				1: Update interrupt enabled

16.4.3. TIM14status register (TIM14_SR)

Address offset:0x010

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	IC1IF	Res	Res	Res	IC1IR
-	-	-	-	-	-	-	-	-	-	-	Rc_w0	-	-	-	Rc_w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res CC10F Res								CC1IF	UIF					
	-							-					Rc_w0	Rc_w0	

Bit	Name	R/W	Reset Value	Function
31: 21	Reserved	-	0	Reserved, must be kept as reset value
20	IC1IF	Rc_w0	0	Falling edge capture 1 flag This flag can be set to 1 by the hardware only if the corresponding channel is configured for input capture and the capture event is triggered by the falling edge. It is cleared 0 by software or by reading TIMx_CCR1. 0: No repeated capture is generated; 1: Falling edge capture event occurs.
19:17	Reserved	-	0	Reserved, must be kept as reset value
16	IC1IR	Rc_w0	0	Rising edge capture 1 flag This flag can be set to 1 by the hardware only if the corresponding channel is configured for input capture and the capture event is triggered by the rising edge. It is cleared 0 by software or by reading TIMx_CCR1. 0: No repeated capture is generated; 1: Rising edge capture event occurs.
9	CC10F	Rc_w0	0	Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'. 0: No overcapture has been detected. 1: The counter value has been captured in TIM14_CCR1 register while CC1IF flag was already set
8:2	Res	Rc_w0	0	Reserved, must be kept as reset value
1	CC1IF	Rc_w0	0	Capture/Compare 1 interrupt flag If channel CC1 is configured as output: This flag is set by hardware when the counter matches the compare value, it is cleared by software. 0: No match. 1: The content of the counter TIMx_CNT matches the content of the TIM14_CCR1 register. If channel CC1 is configured as input: This bit is set by hardware on a capture. It is cleared by software or by reading the TIM14_CCR1 register. 0: No input capture occurred 1: The counter value has been captured in TIM14_CCR1 register (An edge has been detected on IC1 which matches the selected polarity)
0	UIF	Rc_w0	0	Update interrupt flag This bit is set by hardware on an update event. It is cleared by software. 0: No update occurred. 1: Update interrupt pending. This bit is set by hardware when the registers are updated: - If UDIS of the TIMx_CR1 register is 0, update event overflow occurs If UDIS=0 and URS=0 of the TIMx_CR1 register, an update occurs when UG=1 of the TIMx_EGR register (software reinitializes CNT)

16.4.4. TIM14 Event generation register (TIM14_EGR)

Address offset:0x14

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res										CC1G	UG			
	•											W	W		

Bit	Name	R/W	Reset Value	Function
31: 2	Reserved	-	0	Reserved, must be kept as reset value

Bit	Name	R/W	Reset Value	Function
1	CC1G	W	0	Capture/Compare 1 generation This bit is set by software in order to generate an event, it is automatically cleared by hardware. 0: No action 1: A capture/compare event is generated on channel CC1 If channel CC1 is configured as output: CC1IF flag is set, Corresponding interrupt request is sent if enabled. If channel CC1 is configured as input: The current value of the counter is captured in TIM14_CCR1 register. The CC1IF flag is set, the corresponding interrupt request is sent if enabled. The CC10F flag is set if the CC1IF flag was already high.
0	UG	W	0	Update generation This bit can be set by software, it is automatically cleared by hardware. 0: No action 1: Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected).

16.4.5. TIM14 Capture/compare mode register 1(TIM14_CCMR1)

Address offset:0x18

Reset value:0x0000 0000

Output compare mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res										
-	-	-	-	-	-	-	-		,	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res							•	-	•	•	•	•	_		•
			Re	es				Res		C1M[2:	0]	OC1PE	Res	CC1S	S[1:0]

Bit	Name	R/W	Reset Value	Function
	7.7611710	FK/VV	Reset value	
31: 7	Reserved	-		Reserved, must be kept as reset value
6:4	OC1M[2:0]	RW	00	Output Compare 1 mode These bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits. 000: Frozen - The comparison between the output compare register TIM1_CCR1 and the counter TIMx_CNT has no effect on the outputs (this mode is used to generate a timing base). 001: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1). 010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1). 011: Toggle - OC1REF toggles when TIMx_CNT = TIMx_CCR1. 100: Force inactive level - OC1REF is forced low. 101: Force active level - OC1REF is forced high. 110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT < TIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF = 0) as long as TIMx_CNT > TIMx_CCR1 else active (OC1REF = 1). 111: PWM mode 2 -Channel 1 is inactive as long as TIMx_CNT < TIMx_CCR1 else active. Note: In PWM mode 1 or 2, the OCREF level changes only when the result of the comparison changes or when

Bit	Name	R/W	Reset Value	Function
				the output compare mode switches from "frozen" mode to "PWM" mode.
3	OC1PE	RW	0	Output Compare 1 preload enable 0: Preload register on TIM14_CCR1 disabled. TIM14_CCR1 can be written at anytime, the new value is taken in account immediately. 1: Preload register on TIM14_CCR1 enabled. Read/Write operations access the preload register. TIM14_CCR1 preload value is loaded in the active register at each update event.
1:0	CC1S[1:0]	RW	00	Capture/Compare 1 selection This bit-field defines the direction of the channel (in- put/output) as well as the used input. 00: CC1 channel is configured as output. 01: CC1 channel is configured as input, IC1 is mapped on TI1 10: Reserved; 11: Reserved. 注: CC1S bits are writable only when the channel is OFF (CC1E=0 in TIM14_CCER).

Input Capture mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res									
-	-				-	-	-	-	-	- 1	-		-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res								IC1F[3:0]				IC1PSC[1:0]		S[1:0]
-								RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
31:8	Reserved	-		Reserved, must be kept as reset value
7:4	IC1F[3:0]	RW	0000	Input capture 1 filter This bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output: 0000: No filter, sampling is done at fDTS 0001: fSAMPLING = fCK_INT, N = 2 0010: fSAMPLING = fCK_INT, N = 4 0011: fSAMPLING = fCK_INT, N = 8 0100: fSAMPLING = fDTS / 2, N = 6 0101: fSAMPLING = fDTS / 2, N = 8 0110: fSAMPLING = fDTS / 4, N = 8 1000: fSAMPLING = fDTS / 4, N = 8 1000: fSAMPLING = fDTS / 8, N = 8 1010: fSAMPLING = fDTS / 16, N = 5 1011: fSAMPLING = fDTS / 16, N = 5 1011: fSAMPLING = fDTS / 16, N = 8 1101: fSAMPLING = fDTS / 32, N = 5 1110: fSAMPLING = fDTS / 32, N = 6 1111: fSAMPLING = fDTS / 32, N = 6
3:2	IC1PSC[1:0]	RW	00	Input capture 1 prescaler This bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E = 0 (TIMx_CCER register). 00: no prescaler, capture is done each time an edge is detected on the capture input 01: capture is done once every 2 events 10: capture is done once every 4 events 11: capture is done once every 8 events
1:0	CC1S[1:0]	RW	00	Capture/Compare 1 Selection

Bit	Name	R/W	Reset Value	Function
				This bit-field defines the direction of the channel (in-put/output) as well as the used input. 00: CC1 channel is configured as output 01: CC1 channel is configured as input, IC1 is mapped on TI1
				10: Reserved
				11: Reserved
				Note: CC1S bits are writable only when the channel si OFF. (CC1E=0 in TIM14_CCER).

16.4.6. TIM14 capture/compare enable register (TIM14_CCER)

Address offset:0x20

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res	3 CC1NP	2 Res	1 CC1P	O CC1E

Bit	Name	R/W	Reset Value	Function
31: 4	Reserved	-	0	Reserved, must be kept as reset value
3	CC1NP	RW	0	Capture/Compare 1 complementary output polarity CC1 channel configuration as output: CC1NPmusy keep 0.
	001141	1000		CC1 channel configuration as input:
				CC1NP and CC1P are used together to define TI1FP1 (refer to CC1Pdesciption)
2	Reserved		0	Reserved, must be kept as reset value
1	CC1P	RW	0	Capture/Compare 1 output polarity CC1 channel configured as output: 0: OC1 active high 1: OC1 active low CC1 channel configured as input: CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. 00: non-inverted/rising edge The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode) 01: inverted/falling edge The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode). 10: reserved, do not use this configuration. 11: non-inverted/both edges
0	CC1E	RW	0	Capture/compare 1 output enable CC1 channel configured as output: 0: Off - OC1is not active 1: On - OC1 signal is output on the corresponding output pin CC1 channel configured as input: This bit determines if a capture of the counter value can
				actually be done into the input capture/compare register 1(TIMx_CCR1) or not. 0: Capture disabled. 1: Capture enabled.

CcxE 位	OCx output State							
0	Capture disabled (OCx=0,OCx_EN=0)							
1	OCx=OCxREF+Polarity,OCx_EN=1							

16.4.7. TIM14 Counter (TIM14_CNT)

Address offset:0x24

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept as reset value
15:0	CNT[15:0]	RW	0	Counter value

16.4.8. TIM14 prescaler(TIM14_PSC)

Address offset:0x28

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-		-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PSC[15:0]														
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept as reset value
15:0	PSC[15:0]	RW	0	Prescaler value The counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in "reset mode").

16.4.9. TIM14 auto-reload register (TIM14_ARR)

Address offset:0x2c

Reset value:0x0000 FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARR[15:0]														
	RW														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept as reset value
15:0	ARR[15:0]	RW	0	Auto-reload value ARR is the value to be loaded in the actual auto-reload register.

		The counter is blocked while the auto-reload value is null.

16.4.10. TIM14 capture/compare register 1(TIM14_CCR1)

Address offset:0x34

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCR1[15:0]														
	RW/RO														

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved			Reserved, must be kept as reset value
15:0	CCR1[15:0]	RW	0	Capture/Compare 1 value If channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value). It is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output. If channel CC1 is configured as input: CCR1 is the counter value transferred by the last input capture 1 event (IC1)

16.4.11. TIM14 option register(TIMx_OR)

Address offset:0x50

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res								
-															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res												TI1_	RMP	
-												RW	RW		

Bit	Name	R/W	Reset Value	Function
31: 2	Reserved	-	0	Capture/Compare 1 value
1: 0	TI1_RMP	RW	0	Timer Input 1 remap Set and cleared by software. 00: TIM14 Channel1 is connected to the GPIO. Refer to the alternate function mapping in the device datasheets. 01: Reserved. 10: TIM14 Channel1 is connected to the HSE/32 Clock. 11: TIM14 Channel1 is connected to the microcontroller clock output (MCO), this selection is controlled by the MCO[2:0] bits of the Clock configuration register (RCC_CFGR)

16.4.12. TIM14 register map

O ff s et	Regis- ter	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0 x 0	TIM14 _CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CKD[1:0]	[c:.]	ARPE	Re	es.	Res.	OPM	URS	SIGN	CEN											
0	Reset																							0	0	0				R W	0	0	0
0 x	value TIM14 _DIER	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC11E	UIE											
0 C	Reset value																															0	0
0 x 1	TIM14 _SR	Res.	IC11F	Res.	Res.	Res.	IC1IR	Res.	Res.	Res.	Res.	Res.	Res.	CC10F	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1IF	UIF										
Ó	Reset value												0				0							0								0	0
0 x 1	TIM14 _EGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1G	ng											
4	Reset value																															0	0
0 x 1 8	TIM14 _CCM R1(out put com- pare	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		OC1M [2:0]	1	OC1PE	Ees.	CC1S[1:0]	5: 10: 00: 00: 00: 00: 00: 00: 00: 00: 00											
	mode) Reset value																										0	0	0	0		0	0
0 x 1 8	TIM14 _CCM R1(In- put Cap- ture mode)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		IC1F	[3:0]		IC1PSC[1:0]	[5::155	CC18[1:0]												
	Reset value																									0	0	0	0	0	0	0	0
0 x 2	TIM14 _CCE R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CC1NP	Res.	CC1P	CC1E											
0	Reset value																													0		0	0
0 x	TIM14 _CNT	Res.	Res.	Res.	Res.	Res.							(CNT	[15:0]]																	
4	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 2	TIM14 _PSC	Res.	Res.	Res.	Res.	Res.							F	PSC	[15:0]]																	
8	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 2	TIM14 _ARR Reset	Res.	Res.	Res	Res	Res.	Res	Res	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							- 1		[15:0]]						
С	value TIM14					4												1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0 x 3	_CCR 1	Res.	Res.	Res	Res	Res	Res.	Res	Res	Res	Res.	Res.	Res	Res.	Res.	Res.	Res.							С	CR1	[15:0)]						
4	Reset value		4															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 x 5 0	TIMx_ OR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TI1 RMP[1:0]	[o]											
	Reset value																															0	0

17. Low power timer(LPTIM)

17.1. Introduction

LPTIM is a 16-bit timer. The ability of LPTIM to wake up the system from a low-power mode makes it suitable for implementing low-power applications.

LPTIM introduces a flexible clocking scheme that provides the required functionality and performance while minimizing power consumption.

17.2. LPTIM main features

- 16-bit up counter
- 3-bit prescaler with 8 possible division factors (1, 2, 4, 8, 16, 32, 64, 128)
- Optional clock
 - > Internal clock source: LSE, LSI or APB clock
- 16-bit ARR reload register
- Continuous/ Single mode

17.3. LPTIM functional description

17.3.1. LPTIMblock diagram




Figure 17-1 LPTIM block diagram

17.3.2. LPTIM pins and internal signals

Table 17-1 LPTIM Internal Signals

Names	Signal type	Description
lptim_pclk	Digital input	LPTIM APB clock domain
lptim_ker_ck	Digital input	LPTIM kernel clock
lptim_it	Digital output	LPTIM global interrupt
lptim_wakeup	Digital output	LPTIM wakeup event

17.3.3. LPTIM Reset and clock

LPTIM can use multiple clock sources for count.

Through the RCC module, it can be clocked with an internal clock signal (the clock signal can be selected among APB, LSI ,LSE sources).

17.3.4. Prescaler

LPTIM 16-bit counter driven by a configurable 2 power prescaler control. The prescaler division ratio is controlled by PRESC[2:0].

The following table lists all cases:

Table 17-2 prescaler factor

Programming	Dividing factor
000	/1
001	/2
010	/4
011	/8
100	/16
101	/32
110	/64
111	/128

17.3.5. Operating mode

LPTIM has the following timer mode.

- Continuous mode: timer running freely, starting from the triggering event run, until the timer is disable.
- Single mode: The timer starts from a trigger event and stops when the ARR value is reached.

To enable single counting, the SNGSTRT bit must be set.

A new trigger event will restart the timer. Any trigger events after the counter has started and before the ARR is reached will be ignored.

17.3.6. Register update

The PRELOAD bit controls how the LPTIM_ARR register is updated:

- When the PRELOAD bit is reset to '0': The LPTIM_ARR register is updated immediately after any write access.
- When the PRELOAD bit is set to '1': If the timer has already started, LPTIM_ARR will be updated at the end of the current period.

The LPTIM APB interface and the LPTIM Kernel logic use different clocks, so there is a certain delay when the APB is written and the written value is applied to the counter comparator. During this delay period, any additional writes to these registers must be avoided.

17.3.7. Enable timer

The ENABLE bit in the LPTIM_CR register is used to enable/disable the LPTIM core logic. After setting the ENABLE bit, a delay of two counter clocks is required to enable LPTIM.

The LPTIM_CFGR and LPTIM_IER registers can only be modified when LPTIM is disabled.

17.3.8. Counter reset INDANG

In order to reset the contents of the LPTIM_CNT register, a reset mechanism is provided:

Asynchronous reset mechanism:

Asynchronous reset is controlled by the RSTARE bit in the LPTIM_CR register. When this bit is set to 1, any access to the LPTIM_CNT register resets its contents to zero.

Note that in order to reliably read the LPTIM_CNT register, two read accesses must be performed and the results are compared. If the results are consistent, the read value is considered to be reliable.

Notice:

- When asynchronous reset is enabled, the first read will reset the LPTIM_CNT, the second read can read the count result of the LPTIM_CNT register.
- When the LPTIM count clock selects PCLK/HSI, the read value cannot be guaranteed to be reliable even if it is accessed twice in a row.

17.3.9. **Debug mode**

When the microcontroller enters debug mode, the LPTIM counter either continues to work normally or stops, depending on DBG_TIMx_STOP configuration bit in DBG module.

17.4. LPTIM Low power mode

Table 17-3 The difference between low power moded of LPTIM

Mode	Description
Sleep	No effect. LPTIM interrupts cause the device to exit Sleep mode.
Stop	No effect when LPTIM is clocked by LSE or LSI. LPTIM interrupts cause the device to exit Stop.

17.5. LPTIM interrupt

The following events will generate interrupt/wake-up events if they are enabled in the LPTIM_IER register:

Auto-reload match

Note: If the corresponding bit in the LPTIM_IER register (interrupt enable register) is set to 1 after the corresponding flag in the LPTIM_ISR register (status register) is set to 1, no interrupt will be generated

Interrupt event	Description
Auto-reload match	When the content of the counter register (LPTIM_CNT) matches the content of the auto-reload register (LPTIM_ARR), the interrupt flag is set
materi	ter(Er Tiw_Artry), the interrupt hag is set

17.6. LPTIMregister

17.6.1. LPTIMinterrupt and status register (LPTIM_ISR)

Address offset:0x000

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	AR- ROK	Res	Res	ARRM	Res										
											r			r	

Bit	Name	R/W	Reset Value	Function
31: 5	Reserved	-	0	
4	ARROK	R	0	Auto-reload match ARROK is set by the hardware to notify the application that the APB bus has successfully completed a write to the LPTIM_ARR. Writing a 1 to the ARRMCF bit of the LPTIM_ICR register clears the ARRM flag.
3: 2	Reserved	-	0	
1	ARRM	R	0	Auto-reload match ARRM is set by hardware to inform the application that the LPTIM_CNT register value matches the LPTIM_ARR register value. Writing a 1 to the ARRMCF bit of the LPTIM_ICR register clears the ARRM flag.
0	Reserved			

17.6.2. LPTIM interrupt clear register (LPTIM_ICR)

Address offset:0x004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	AR- ROKCF	Res	Res	ARRM CF	Res										
														W	

Bit	Name	R/W	Reset Value	Function
31: 5	Reserved	-	0	
4	ARROKCF	RW	0	Automatically reload register update OK clear flag. Writing 1 to this bit clears the ARROK flag in the LPTIM_ISR register.
3: 2	Reserved	-	0	
1	ARRMCF	RW	0	Automatically overload the match clear flag Writing 1 to this bit clears the ARRM flag in the LPTIM_ISR register.
0	Reserved			

17.6.3. LPTIM interrupt enable register (LPTIM_IER)

Address offset:0x008

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	AR- ROKIE	Res	Res	ARRM IE	Res										

Bit	Name	R/W	Reset Value	Function
31: 5	Reserved	-	0	
4	ARROKIE	RW	0	Auto-reload register update OK interrupt enable 0:ARROK interrupt disabled 1:ARROK interrupt enabled
3: 2	Reserved	-	0	
1	ARRMIE	RW	0	Auto-reload matches interrupt enable 自动重载匹配中断使能 0:ARRM interrupt disabled 1:ARRM interrupt enabled
0	Reserved			

17.6.4. LPTIM configuration register (LPTIM_CFGR)

Address offset:0x00C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	PRE- LOAD	Res	Res	Res	Res	Res	Res								
									rw						

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	PR	ESC[2	2:0]	Res								
				rw	rw	rw									

Bit	Name	R/W	Reset Value	Function
31:23	Reserved	-	0	
22	PRELOAD	RW	0	Register update mode The preload bit controls the LPTIM_ARR register update mode 0: Update registers after each APB bus write access 1: Registers are updated at the end of the current LPTIM period
21:12	Reserved			
11:9	PRESC[2:0]	RW	0	Clock prescaler The PRESC bits configure the prescaler division factor. It can be a factor in the following divisions: 000:/1 001:/2 010:/4 011:/8 100:/16 101:/32 110:/64 111:/128

	Bit	Name	R/W	Reset Value	Function
Ī	8:0	Reserved	-	0	Reserved, must be kept at reset value

17.6.5. LPTIMcontrol register (LPTIM_CR)

Address offset:0x010

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	RST ARE	Res	Res	SNG STRT	ENA BLE										
											rw			rw	rw

Bit	Name	R/W	Reset Value	Function
31:5	Reserved	-	0	
4	RSTARE	RW	0	Reset enable after read This bit is set and cleared by software. When RSTARE is set to '1', any read access to the LPTIM_CNT register will asynchronously reset the LPTIM_CNT register contents.
3:2	Reserved	-	0	
1	SNGSTRT	RW	0	LPTIM starts single mode. This bit is set by software and cleared by hardware. Setting this bit will start LPTIM in single-pulse mode. Note: This bit can only be set when LPTIM is enabled. It will be reset automatically by hardware.
0	ENABLE	RW	0	LPTIM enable bit, set and cleared by software 0: LPTIM disabled 1: LPTIM enabled

17.6.6. LPTIM auto-reload register (LPTIM_ARR)

Address offset:0x018

Reset value: 0x0000 0001

31	30	29	28	27	2	ŝ	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	R	es	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	2	1	0
10 14 10 12 11 10 3 0							ARR	[15:0]								
								r	w							

Bit	Name	R/W	Reset Value	Function
31:16	Reserved	1	0	Reserved, must be kept at reset value
15: 0	ARR	RW	0x0001	LPTIM enable bit, set and cleared by software 0: LPTIM disabled 1: LPTIM enabled

17.6.7. LPTIM counter (LPTIM_CNT)

Address offset:0x01C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

CNT[15:0]	
R	

Bit	Name	R/W	Reset Value	Function
31:16	Reserved	-	0	
15: 0	CNT	R	0	Counter value When LPTIM is running on an asynchronous clock, reading the LPTIM_CNT register may return unreliable values. So in this case it is necessary to perform two consecutive read accesses and verify that the two values returned are the same. A read access can be considered reliable when the values of two consecutive read accesses are equal.

17.6.8. LPTIM register map

						<u> </u>				•																_		_	4				
Of fs et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x 00	LPTI M_IS R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ARROK	Res.	Res.	ARRM	Res.
	Re- set value																		4										0			0	
0x 04	LPTI M_IC R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ARROKCF	Res.	Res.	ARRMCF	Res.
0.	Re- set value																												0			0	
0x	LPTI M_IE R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ARROKIE	Res.	Res.	ARRMIE	Res.
80	Re- set value																															0	
0x 0 C	LPTI M_C FGR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	PRELOAD	Res.		PRESC [2:0]		Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.									
	Re- set value										0											0	0	0									
0x 10	LPTI M_C R	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	RSTARE	Res.	Res.	SNGSTRT	ENABLE
10	Re- set value																												0			0	0
0x	LPTI M_A RR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							,	ARR[[15:0]							
18	Re- set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0x	LPTI M_C NT	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.							(CNT[[15:0]							
1 C	Re- set value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

18. Independent watchdog (IWDG)

18.1. Introduction

Independent watchdog is integrated in the chip, and this module has the characteristics of highsecurity level, accurate timing and flexible use. IWDG finds and resolves functional malfunctions due to software failure and triggers system reset when the counter reaches the specified timeout value.

The IWDG is clocked by LSI and thus stay active even if the main clock fails.

The IWDG is the best suited to applications that require the watchdog to run as a totally independent process outside the main application, without having high timing accuracy constraints.

18.2. IWDGmain features

- Free-running downcounter
- Clocked from an independent RC oscillator (can operate in Standby and Stop modes)
- Conditional reset
 - Reset when the downcounter value of 0x000 is reached

18.3. IWDG functional diagram

18.3.1. IWDG block diagram




Figure 18-1 IWDGblock diagram

When the independent watchdog is started by writing the value 0x0000 CCCC in the Key register (IWDG_KR), the counter starts counting down from the reset value of 0xFFF. When it reaches the end of count value (0x000) a reset signal is generated (IWDG reset).

Whenever the key value 0x0000 AAAA is written in the IWDG_KR register, the IWDG_RLR value is reloaded in the counter and the watchdog reset is prevented.

Once it starts running, IWDG cannot be stopped.

18.3.2. Hardware watchdog

If the "Hardware watchdog" feature is enabled through the device option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the Key register is written by the software before the counter reaches end of count.

18.3.3. Register access protection

Write access to the IWDG_PR and IWDG_RLR registers is protected. A write access to this register with a different value will break the sequence and register access will be protected again. This implies that it is the case of the reload operation (writing 0x0000 AAAA).

A status register is available to indicate that an update of the prescaler or the down-counter reload value is on going.

18.3.4. Debug mode

This function can only be used if the system supports DBG_MCU.

18.4. IWDG register

18.4.1. Key register (IWDG_KR)

Address offset:0x00

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							KEY	[15:0]							
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Bit	Name	R/W	Reset Value	Function
31:16	Reserved	RES	-	Reserved
15:0	KEY[15:0]	W	0x00	Key value. These bits must be written by software at regular intervals with the key value 0XAAAA, otheRWise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enable access to the IWDG_PR and IWDG_RLR registers. Writing the key value 0xCCCC starts the watchdog (except if the hardware watchdog option is selected)

18.4.2. Prescaler register (IWDG_PR)

Address offset:0x04

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res		PR[2:0]													
														RW	

Bit	Name	R/W	Reset Value	Function
31:3	Reserved	RES	-	Reserved
2:0	PR[2:0]	RW	0	Prescaler divider. They are select the prescaler divider feeding the counter clock by set this register. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. 000: divider /4 001: divider /8 010: divider /16 011: divider /32 100: divider /64 101: divider /128 110: divider /256 111: divider /256

18.4.3. Reload register (IWDG_RLR)

Address offset:0x08

Reset value:0x0000 0FFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	RL[11:0]											

Bit	Name	R/W	Reset Value	Function
31:12	Reserved	RES	-	Reserved
11:0	RL[11:0]	RW	0	IWDG counter reload value. RL value will be loaded in the counter each time when the value 0xAAAA is writtern in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value.

18.4.4. Status register (IWDG_SR)

Address offset:0x0C

Reset value:0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14 Res	13 Res	12 Res	11 Res	10 Res	9 Res	8 Res	7 Res	6 Res	5 Res	4 Res		2 Res	1 RVU	0 PVU

Bit	Name	R/W	Reset Value	Function
31:2	Reserved	RES	-	Reserved
1	RVU	R	0	Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed.
0	PVU	R	0	Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed.

Note: Before updating IWDG_PR and IWDG_SR.RLR, you have to wait for IWDG_PVU and IWDG_SR.RVU to be 0 respectively, but after updating IWDG_PR and IWDG_RLR, you do not have to wait for IWDG_SR.PVU and IWDG_SR.RVU to be 0 anymore and can continue to execute the following code.

18.4.5. IWDG register map

						J				•																							
Of fs et	Reg iste r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	2	9	5	4	3	2	1	0
0x	IWD G_K R	Res.								KEY[15:0]																						
00	Re- set valu e																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x 04	IWD G_P R	Res.	Res.	Res.	Res.	Res.	Р	R[2:0)]																								
0.																															0	0	0

Of fs et	Reg iste r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
0x 08	IWD G_R LR	Res.						RL[1	1:0]																								
																						0	0	0	0	0	0	0	0	0	0	0	0
0x 0	IWD G_S R	Res.	RVU	PVU																													
С																															0	0	0

19. Inter-integrated circuit interface

19.1. Introduction

The I2C (inter-integrated circuit) bus interface handles communications between the microcontroller and the serial I2C bus. It provides multimaster capability, and controls all I2C bus-specific sequencing, protocol, arbitration and timing. It supports Standard-mode (Sm) and Fast-mode (Fm).

19.2. I2C main features

- Slave and master modes
- Multimaster capability: Can be master or slave
- Support different communication speeds
 - Standard-mode: up to 100 kHz
 - Fast-mode: up to 400 kHz
- As Master
 - > issue clock
 - issue Start & Stop clock
- As slave
 - Programmable I2C address detection
 - Stop bit discovery
- 7-bit addressing mode
- General call
- Status flag bit
 - > Transmit/receive mode flag bit
 - > Byte transfer completion flag bit
 - I2C busy flag bit
- error flag bit
 - Host Arbitration Lost
 - ACK failure after address/data transfer
 - Start/Stop error
 - Overrun/Underrun(Clock stretch function disabled)
- Optional clock stretching
- Software reset
- Analog noise filter function

19.3. I2C functional description

19.3.1. I2C block diagram




Figure 19-1 I2Cblock diagram

19.3.2. Mode selection

The interface can operate in one of the four following modes:

- Slave transmitter
- Slave receiver
- Master transmitter
- Master receiver

By default, it operates in slave mode. The interface automatically switches from slave to master when it generates a START condition, and from master to slave if an arbitration loss or a STOP generation occurs.

19.3.2.1. Comminication flow

In Master mode, the I2C interface initiates a data transfer and generates the clock signal. A serial data transfer always begins with a START condition and ends with a STOP condition. Both START and STOP conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognizing its own addresses (7 or 10-bit), and the General Call address. The General Call address detection can be enabled or disabled by software. The reserved SMBus addresses can also be enabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the START condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to the following figure.




Figure 19-2 I2Cbus protocol

Acknowledge can be enabled or disabled by software. The I2C interface addresses can be selected by software(7-bit or general call address).

19.3.3. I2C Initialization

19.3.3.1. Enabling and disabling the peripheral

The I2C peripheral clock must be configured and enabled the bit of I2C_EN in the RCC_AP-BENR1 register.

Then the I2C can be enabled by setting the PE bit in the I2C_CR1 register.

19.3.3.2. I2C timings

The timings must be configured in order to guarantee a correct data hold and setup time, used in master and slave modes. This is done by programming the I2C_CCR and I2C_TRISE register.

19.3.4. I2C slave mode

By default, the I2C interface always works in slave mode. To switch from slave mode to master mode, a start condition needs to be generated.

In order to generate the correct timing, the input clock to this module must be programmed in the I2C_CR2 register. The frequency of the input clock must be at least:

Standard mode: 2 MHz

Fast mode: 4 MHz

If start condition is detected, the address received on the SDA line is sent to the shift register and is combined with the chip's address OAR1 or general The call address (if ENGC = 1) is compared. address mismatch:

The I2C interface ignores it and waits for another start condition.

Address match:

The I2C interface generates the following timings:

- If ACK is set to '1' by software, an acknowledge pulse is generated.
- The ADDR bit is set by hardware, and if the ITEVTEN bit is set, an interrupt is generated.

In slave mode, the TRA bit indicates that it is currently in receiver mode or transmitter mode.

19.3.4.1. Slave transmitter

After receiving the address and clearing the ADDR bit, (if the least significant bit of the address byte is 1) the Slave sends the data (byte) from the DR register to the SDA by the internal shift register.

Slave pulls SCL low until the ADDR bit is cleared and the data to be transmitted has been written to the DR register.

When an acknowledge pulse is received: The TxE bit is set by hardware and an interrupt is generated if the ITEVTEN and ITBUFEN bits are set.

If the TxE bit is set, but no new data is written to the I2C_DR register before the end of the next data transmission, the BTF bit is set. Slave pulls SCL low until the BTF bit is cleared by software (after reading _SR1, then writing to the I2C_DR register)




Figure 19-3 Transmission sequence diagram from the sender

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, NA = Non-acknowledge, EVx = Event (interrupt when ITEVFEN = 1)

EV1: ADDR = 1, by first reading the SR1 register, then reading the SR2 register to clear the ADDR bit

EV3-1: TxE = 1, shift register empty, data register empty, write Data1 to DR register

EV3: TxE = 1, shift register is not empty, data register is empty, write to DR register (Data2) to clear TxE

EV3-2: AF = 1, software write 0 to AF bit to clear this bit

EV4: STOPF=1,software write 0 to AF bit to clear the bit

Note:

- 1) EV1 and EV3_1 events pull down SCL until the end of the corresponding software sequence.
- 2) The software sequence of EV3 must be completed before the end of the current byte transfer

19.3.4.2. Slave receiver

After receiving the address and clearing ADDR, (if the least significant bit of the address byte is 0) the slave will store the byte received from the SDA line into the DR register by the internal shift register. The I2C interface performs the following actions after each byte is received:

- If the ACK bit is set, an acknowledge pulse is generated
- The hardware sets RxNE = 1. An interrupt is generated if the ITEVTEN and ITBUFEN bits are set.

If RxNE is set and the DR register is not read before the end of receiving new data, the BTF bit is set, and the slave keeps pulling SCL low until the BTF is cleared (the I2C_DR register is read after I2C_SR1). (See below).




Figure 19-4Slave receiver transmission sequence diagram

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledged, EVx = Event(with interrupt if ITEVFEN= 1)

EV1: ADDR = 1, by reading SR1 first, then SR2, the ADDR is cleared

EV2: RxNE = 1, read the DR register to clear this bit

EV4: STOPF = 1, clear this bit by first reading the SR1 register and then writing the CR1 register.

Note:

- 1) EV1 event pulls down SCL until the end of the corresponding software sequence.
- 2) EV2 software sequence must be completed before the current byte transfer is completed.
- 3) After checking the contents of the SR1 register, the user should perform a complete clearing sequence for each flag set that is found. For example, the ADDR and STOPF flags need to use the following sequence:

If ADDR = 1, read SR first, then read SR2,if STOPF = 1, read SR1 first, and then write CR1. The purpose of this is to ensure that if both ADDR and STOPF are found to be set, they can both be cleared.

19.3.4.3. Close communication

After the last data byte is transmitted, the master generates a stop condition. When the slave detects this condition:

• The hardware sets STOPF, and if the ITEVTEN bit is set, an interrupt is generated. By first reading SR1 and then writing CR1, the STOPF bit is cleared. (See EV4 in the figure above)

19.3.5. I2C master mode

In Master mode, the I2C interface starts data transfer and generates a clock signal. Serial data transfers always begin with a START condition and end with a STOP condition.

When a START condition is generated on the bus via the START bit, the device enters master mode. The following is the sequence of operations required for master mode:

- Set the input clock to the module in the I2C_CR2 register to generate the correct timing
- Configure the clock control register
- Configure the rise time register
- Program the I2C_CR1 register to start the peripheral
- Set the START bit in the I2C_CR1 register to 1 to generate a start condition.

The input clock frequency to the I2C module must be at least:

In standard mode: 2 MHz

■ In fast mode: 4 MHz

19.3.5.1. The host generats clcok

The CCR register counts on rising edges to generate high and low levels of SCL. Since the slave may stretch the SCL signal, after the rising edge of SCL occurs, the master checks the SCL signal from the bus when the time programmed in the TRISE register arrives.

- If SCL is low, it means that the slave is stretching the SCL bus, and the high-level counter stops counting until SCL is detected high. This is to ensure a minimum high time for the SCL parameter.
- If SCL is high, the high-level counter keeps counting.

In fact, even if the slave does not stretch SCL, it will take some time for such a feedback loop to occur from the rising edge of SCL to the detection of the rising edge of SCL. The time of this loop is related to the rise time of SCL (VIH data detection of SCL), plus the analog noise filtering of the SCL input path, and the SCL synchronization inside the chip due to the use of the APB clock. The maximum time for the feedback loop is programmed in the TRISE register, so the frequency of SCL remains stable regardless of the rise time of SCL.

19.3.5.2. Start condition

When BUSY = 0, set START = 1, the I2C interface will generate a Start condition and switch to master mode (MSL is set).

Note: Setting the START bit in master mode will generate a ReStart condition by hardware after the current byte is transmitted.

If Start condition is issued:

• The SB bit is set by hardware and an interrupt is generated if the ITEVTEN bit is set.

The master reads the SR1 register, and then writes the slave address to the DR register.

(Transfer sequence EV5)

19.3.5.3. Slave address sending

The slave address is sent to the SDA line through the internal shift register.

• In 7-bit address mode, send out an address byte.

If the address byte is sent out

- The ADDR bit is set by hardware and an interrupt is generated if the ITEVTEN bit is set.

Then the Master reads the SR1 register, followed by the SR2 register.

According to the lowest bit of the sent slave address, the master decides to enter the transmitter mode or the receiver mode.

- In 7-bit address mode
- To enter transmitter mode, the master device sets the least significant bit to '0' when sending the slave address.
- To enter receiver mode, the master device sends the slave address with the least significant bit set to '1'.

The TRA bit indicates whether the master is in receiver mode or transmitter mode.

19.3.5.4. Master transmitter

After sending the address and clearing the ADDR bit, the master device sends the byte from the DR register to the SDA line through the internal shift register.

The Master waits until the first data byte is written to the DR register (see EV8_1).

When an ACK pulse is received, the TxE bit is set by hardware and an interrupt is generated if the INEVFEN and ITBUFEN bits are set.

If TxE is set and no new data byte is written to the DR register before the end of the last data transmission, BTF is set by hardware. The I2C interface will keep SCL low until the BTF is cleared (after reading I2C_SR1, then writing the I2C_DR register). Closing Communication. After writing the last byte in the DR register, a STOP condition is generated by setting the STOP bit (see EV8_2 in Figure), then the I2C interface will automatically return to slave mode (MSL bit cleared).

Note: When the TxE or BTF bit is set, the stop condition should be scheduled on the EV8_2 event.




Figure 19-5 Master transmitter transmission sequence diagram

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, EVx = Event(with interrupt if ITEVFEN= 1)

EV5: SB = 1, by reading SR1, and then writing data to the DR register, the bit is cleared

EV6: ADDR = 1, by reading SR1, and then reading SR2, the bit is cleared

EV8_1: TxE = 1, shift register is empty, data register is empty, write Data1 to DR register

EV8: TxE = 1, shift register is not empty, data register is empty, write Data2 to DR register, this bit is cleared

EV8_2: TxE = 1, BTF = 1, Write the Stop bit register, when the hardware sends the Stop bit, TxE and BTF are cleared

Note:

- 1. EV5, EV6, EV8_1 and EV8_2 events, stretch the low level of SCL until the corresponding software sequence execution ends.
- 2. EV8 software The sequence must complete before the current byte is sent. If the EV8 software sequence cannot be completed before the end of the currently transmitted byte, it is recommended to use BTF instead of TxE, which has the disadvantage of slowing down the communication.

19.3.5.5. Master receiver

After sending the address and clearing the ADDR, the I2C interface enters the master receiver mode. In this mode, the I2C interface receives data bytes from the SDA line and sends

them to the DR register through the internal shift register. After each byte, the I2C interface performs the following operations in sequence:

- If the ACK bit is set, issue an acknowledge pulse.
- The hardware sets RxNE = 1, if the INEVFEN and ITBUFEN bits are set, an interrupt will be generated

If the RxNE bit is set and the data in the DR register is not read before the end of receiving new data, the hardware will set BTF = 1, and the I2C interface will keep SCL low before clearing BTF, after reading I2C_SR1

Reading the I2C_DR register again will clear the BTF bit.

Close communication:

Method 1: The application scenario of this method is: when I2C is set as the highest priority interrupt in the application

The Master sends a NACK after receiving the last byte from the Slave. After receiving the NACK, the Slave releases control of the SCL and SDA lines. The Master can then send a Stop/Restart condition.

- 1) In order to generate a NACK pulse after the last byte is received, the ACK bit must be cleared after reading the second-to-last data byte (after the second-to-last RxNE event).
- 2) To generate a STOP/RESTART condition, software must set the STOP/START bit after reading the secondto-last data byte (after the second-to-last RxNE event).
- 3) When a single byte is received, the closing acknowledge and stop conditions should be generated just after EV6 (EV6_1, after clearing ADDR). After a stop condition is generated, the I2C interface automatically returns to slave mode (MSL bit is cleared)




Figure 19-6 Method 1: Timing when master mode transmits

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, EVx = Event(with interrupt if ITEVFEN= 1)

EV5: SB = 1, read SR1, then write DR register, this bit is cleared

EV6:ADDR = 1, read SR1, then read SR2, this bit is cleared

EV6_1: No related flag event, only used for 1 byte reception.

EV7: RxNE = 1, read DR register, this bit is cleared

EV7_1: RxNE = 1, read DR register, write ACK = 0 and set STOP

- 1) If a single byte is received, the above marked as (1) The place will be NA
- EV5, EV6 events, stretch the low level of SCL until the corresponding software sequence execution ends
- 3) EV7 software sequence must be executed before the current byte is sent. In EV7, the software sequence cannot be managed until the currently transferred byte has been

- transferred. It is recommended to use BTF instead of RXNE, which has the disadvantage of slowing down communication.
- 4) The software sequence of EV6_1 or EV7_1 must be completed before the ACK of the current byte transmission.

Method 2: The application scenario of this method is: the I2C interrupt is not the highest priority in the application, or the query method.

Use this method, DataN-2 is not read, so after DataN-1, the communication is stretched (RxNE and BTF is set). Then, before reading DataN-2 of the DR register, clear the ACK bit to ensure that it is cleared before DataN ACKs. After this, after reading DataN-2, set the STOP/START bit and read DataN-1. After RxNE is set, read DataN.




Figure 19-7 Method 2: Timing for master mode transmission when N>2

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, EVx = Event(with interrupt if ITEVFEN= 1)

EV5: SB = 1, first read SR1 register, then write DR register, clear this bit

EV6: ADDR, first read SR1, then read SR2, clear this bit

EV7: RxNE = 1, read DR register to clear this bit

EV7_2: BTF = 1, DataN-2 is stored in DR register, DataN-1 is stored in shift register, write ACK = 0, read DataN-2 in the DR register. Set STOP, read DataN-1

Note:

- EV5, EV6 events, stretch the low level of SCL until the corresponding software sequence execution ends
- 2) EV7 software sequence must be executed before the completion of the current byte transmission. In EV7, the software sequence cannot be managed until the currently transferred byte has been transferred. It is recommended to use BTF instead of RXNE, which has the disadvantage of slowing down communication.

•When 3 bytes are to be read:

- RxNE = 1 = > Nothing (DataN-2 not read).
- DataN-1 received
- BTF = 1, shift and data registers are full: DR register stores DataN-2, shift register stores DataN-1 = > SCL is pulled low: there is no other data to be received on the bus
- Clear the ACK bit
- Read DataN-2 in DR register = > This will start the reception of DataN in shift register
- DataN reception complete (with a NACK)
- Write START or STOP bit
- Read DataN-1

- -- RxNE = 1
- Read DataN

The above process is a description for N > 2. The reception of 1 byte and 2 bytes uses different processing methods, see the following description:

• In the case of 2 bytes reception

- Set the POS and ACK bits
- Wait for ADDR to be set
- Clear the ADDR bit
- Clear the ACK bit
- Wait for BTF to be set
- Write STOP bit
- Read DR twice




Figure 19-8 Method 2:timing when master mode transmits when N=2

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, EVx = Event(with interrupt if ITEVFEN = 1)

EV5: SB = 1, first read SR1 register, then write DR register, clear this bit

EV6: ADDR = 1, first read the SR1 register, then read the SR2 register, clear the ADDR bit

EV6_1: no related flag events. After EV6, that is, after the address is cleared, ACK should be cleared

EV7_3: BTF = 1, write STOP = 1, then read DR twice (Data1 and Data2)

Note:

- 1) EV5, EV6 events, stretch SCL
- 2) The software sequence of EV6_1 must be completed before the ACK of the current byte transmission

In the case of single byte reception

- In ADDR event, clear the ACK bit
- Clear ADDR
- Write STOP or START bit
- Read data after RxNE flag is set




Figure 19-9 Method2: timing when master mode transmits when N=1

Legend: S = Start, Sr = Repeated Start, P = Stop, A = Acknowledge, EVx = Event(with interrupt if ITEVFEN= 1)

EV5: SB = 1, first read SR1 register, then write DR register, clear this bit

EV6_3: ADDR = 1, write ACK = 0. First read the SR1 register, then read the SR2 register, clear the ADDR bit.

After ADDR is cleared, write STOP = 1

EV7: RxNE = 1, read DR register to clear this bit

Note:

EV5 and EV6_3 event will stretch the low level of SCL until the corresponding software sequence execution ends.

19.3.6. Error stage

19.3.6.1. Bus error (BERR)

A bus error is generated when the I2C interface detects an external stop or start condition during an address or data byte transfer at this time:

- The BERR bit is set to '1', if the ITERREN bit is set, an interrupt is generated
- In slave mode: the data is discarded, the hardware releases the bus:
- If it is a wrong Start condition, the slave considers a Restart and waits for an address or a stop condition
- If it is a wrong Stop condition, the slave operates according to the normal stop condition,
 and the hardware releases the bus at the same time
- In master mode: the hardware does not release the bus, and does not affect the current transmission status. At this point it is up to the software to decide whether to abort the current transfer.

19.3.6.2. ACK Failed(AF)

An acknowledge error occurs when the interface detects a no acknowledge bit at this time:

- The AF bit is set, and an interrupt is generated if the ITERREN bit is set
- When the transmitter receives a NACK, the communication must be reset:
- If it is in slave mode, the hardware releases the bus.
- If in master mode, software must generate a stop condition or repeated start

19.3.6.3. Arbitation loss (ARLO)

Arbitration loss error occurs when I2C interface detects arbitration loss, at this time:

The ARLO bit is set by hardware and an interrupt is generated if the ITERREN bit is set

- The I2C interface automatically returns to slave mode (MSL bit is cleared). When the I2C interface loses arbitration, it cannot respond to its slave address in the same transfer, but it can respond after the master that wins the bus sends a repeated start condition
- Hardware release bus

19.3.6.4. Overrun/underrun error (OVR)

In slave mode, if the clock extension is disabled and the I2C interface is receiving data, when it has received a byte (RxNE = 1), but the previous byte data in the DR register has not been read, an overrun occurs, mistake.

at this time:

- The last received data is discarded
- On overrun error, software should clear the RxNE bit and the transmitter should resend the last transmitted byte

In slave mode, if the clock extension is disabled and the I2C interface is sending data, before the clock of the next byte arrives, the new data has not been written to the DR register (TxE = 1), an underrun error occurs. At this time:

- The previous byte in the DR register will be repeated
- The user should make sure that when an underrun error occurs, the receiver should discard the repeatedly received data. The transmitter should update the DR register at the specified time according to the I2C bus standard

When sending the first byte, the DR register must be written to after clearing ADDR and before the first rising edge of SCL, if this is not possible, the receiver should discard the first data.

19.3.7. SDA/SCL Control

- If clock stretching is allowed:
 - Transmitter mode: If TxE = 1 and BTF = 1: The I2C interface keeps the clock line low before transmission, waiting for software to read SR1, and then write the data into the data register (DR and shift registers are both empty).
 - Receiver mode: if RxNE = 1 and BTF = 1: I2C interface keeps clock line low after receiving data byte, waiting for software to read SR1, then read data register DR (DR and shift registers are both full).
- If clock stretching is disabled in slave mode:
- If RxNE = 1, the DR has not been read before the next byte is received, an overun occurs.
 The last byte received is lost.
- If TxE = 1, an underrun occurs when no new data is written into the DR before the next byte must be sent.

The same bytes will be sent repeatedly.

Hardware does not implement control of write collisions.

19.4. I2C interrupts

Table 19-1 I2C interrupt requests

Interrupt event	Event flag	Interrupt enable control bit
START has been sent (Master)	SB	
Address has been sent (Master) /Address matched (Slave)	ADDR	ITEVTEN
Stop detection interrupt flag(Slave)	STOPF	
Transfer Complete Reload	BTF	
Receive buffer not empty	RxNE	ITEVTEN 和 ITBUFEN
Transmit buffer empty	TxE	TIEVIEN AHTIBOPEN
Bus error	BERR	
Arbitration loss(Master)	ARLO	
ACK Failed	AF	ITERREN
Overrun/Underrun	OVR	
PEC error	PECERR	

19.5. I2C Registers

Registers can be accessed half-word or word.

19.5.1. I2C control register 1 (I2C_CR1)

Address offset:0x00

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWRS T	Re s	Re s	Re s	PO S	AC K	STO P	STAR T	NO STRETC H	ENG C	Re s	Re s	Re s	Re s	Re s	PE
RW				RW	RW	RW	RW	RW	RW						R W

Bit	Name	R/W	Reset Value	Function
15	SWRST	RW	0	Software reset. When set, I2C is in reset state. Before the reset release, make sure that the I2C pins are released and the bus is in an idle state. 0: I2C module is not in reset state 1: I2C module is in reset state Note: This bit can be used to reinitialize I2C in error or locked state. If the BUSY bit is 1, no stop condition is detected on the bus.
14:12	Reserved	RES	-	Reserved
11	POS	RW	0	ACK position (for data reception), this register can be set/cleared by software, or cleared by hardware when PE = 0. 0: The ACK bit controls the (N)ACK of the byte currently being received in the shift register. 1: The ACK bit controls the (N)ACK of the next byte received in the shift register. Note: The POS bit can only be used in a 2-byte receive configuration and must be configured before receiving data. In order to NACK the 2nd byte, the ACK bit must be cleared after clearing ADDR.
10	ACK	RW	0	acknowledgment enable. This register can be set/cleared by software, or cleared by hardware when PE = 0. 0: no response returned 1: Return an acknowledgment after a byte has been received. (matching address or data)
9	STOP	RW	0	When a stop condition occurs, software can set/clear this register, or when a stop condition is detected, it is cleared by hardware, when a timeout error is detected, hardware is set. In Master Mode: 0: No stop generation

Bit	Name	R/W	Reset Value	Function
				1: Generate a stop condition after the current byte transfer or after the current start condition is issued In Slave Mode: 0: No stop condition is generated 1: Release the SCL and SDA lines after the current byte transfer
8	START	RW	0	The starting condition is generated. This register can be set/cleared by software, or cleared by hardware when a START condition is issued or when PE = 0. Master mode: 0: No start generation 1: Restart/Start condition Slave Mode: 0: No start generation 1: When the bus is idle, generate a start generation (and automatically switch to Master Mode by hardware)
7	NOSTRETCH	RW	0	Clock stretching (Slave) is disabled. When the ADDR or BTF flag is set, this bit is used by the slave to disable clock stretching until reset by software. 0: allow clock stretching 1: Disable clock stretching
6	ENGC	RW	0	General call enabled. 0: Disable general call. Respond to address 00h with NACK 1: Allow general calls. Responds to address 00h with an ACK
5:1	Reserved	RES	-	Reserved
0	PE	RW	0	I2C module enabled. 0: Disable 1: I2C enable Note: If a communication is in progress when this bit is cleared, after the current communication ends, the I2C module is disabled and returns to the idle state. Since PE = 0 after the communication ends, all bits are cleared. In master mode, this bit must never be cleared until the communication has ended.

Note: When the STOP/START bit is set, software should not perform any write operations to I2C_CR1 until the hardware clears this bit, otheRWise, the STOP/START bit may be set a second time.

19.5.2. I2C Control register 2 (I2C_CR2)

Address offset:0x04 Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	IT- BUFEN	ITEV- TEN	ITER- REN	Res	Res			FRE	Q[5:0]		
					RW	RW	RW			RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
15:11	Reserved	RES	-	Reserved
10	ITBUFEN	RW	0	Buffer interrupt enable. 0: No interrupt is generated when TxE = 1 or RxNE = 1 1: When TxE = 1 or RxNE = 1, an event interrupt is generated
9	ITEVTEN	RW	0	Event interrupt enable. 0: Disable 1: Enable event interrupt

Bit	Name	R/W	Reset Value	Function
				This interrupt will be generated under thefollowing conditions: — SB = 1 (main mode), — ADDR = 1 (Master/Slave mode) — STOPF = 1 (slave mode) — BTF = 1, but no TxE or RxNE events — If ITBUFFEN = 1, TxE event is 1 — If ITBUFEN = 1, the RxNE event is 1
8	ITERREN	RW	0	Error interrupt enable. 0: Disable; 1: Enable error interrupt; This interrupt will be generated under thefollowing conditions: — BERR=1 — ARLO=1 — AF=1 — OVR=1 — PECERR=1
7:6	Reserved	RES	-	Reserved
5:0	FREQ	RW	0	I2C module clock frequency. This register must be configured with the value of the APB clock frequency to generate data setup and hold times that are compatible with the I2C protocol. The minimum allowable frequency that can be set is 4 MHz (standard mode, ie 100 k), 8 MHz (400 k), and the maximum frequency is the highest APB clock frequency of the chip. 000000: Forbidden 000001: Forbidden 000100: 4 MHz 100100: 36 MHz 110000: 48 MHz Greater than 100100: Forbidden.

19.5.3. I2C Own address register 1 (I2C_OAR1)

Address offset:0x08

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	R	es			-	ADD[7:	1]			Res
									RW	RW	RW	RW	RW	RW	

Bit	Name	R/W Reset Value		Function				
14:8	Reserved	RES	•	Reserved				
7:1	ADD[7:1]	RW	0	Bit 7:1 of address				
0	Reserved	RES	-	Reserved				

19.5.4. I2C Data register (I2C_DR)

Address offset:0x10

Reset value:0x0000

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Re	es	Res	DR[7:0]														
									RW	RW	RW	RW	RW	RW	RW	RW	

Bit	Name	R/W	Reset Value	Function
15:8	Reserved	RES	-	Reserved
7:0	DR[7:0]	RW	0	8-bit data register, two independent buffers inside the chip share an address, which are used to store the received data (RX_DR) and place the data to be sent to the bus (TX_DR). Transmitter Mode: Data transfer is automatically started when a byte is written to the DR register (actually written to TX_DR). Once the transmission starts (TxE = 1), if the next data to be transmitted can be written into the DR register in time, the I2C module will maintain a continuous data flow. Receiver Mode: The received byte is copied to the DR register (actually RX_DR) (RxNE = 1). Read out the data register before receiving the next byte (RxNE = 1) to realize continuous data reception. Note: 1) In slave mode, the address will not be copied into the data register DR 2) The hardware does not handle write conflicts (if TxE = 0, the data register can still be written) 3) If the ARLO event occurs while processing the ACK pulse, the received byte will not be copied to the data register, so it cannot be read

19.5.5. I2C Stage register(I2C_SR1)

Address offset:0x14

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re s	Re s	Re s	RES	OVR	AF	ARLO	BERR	Tx E	RxN E	Re s	STOP F	Re s	BT F	ADD R	S B
			RC_W 0	RC_W 0	RC_W 0	RC_W 0	RC_W 0	R	R		R		R	R	R

Bit	Name	R/W	Reset Value	Function
15:12	Reserved	RES	-	Reserved
11	OVR	RC_W0	0	Overload/Underload flag. 0: no overload/underload, 1: Overload/underload occurred. When NOSTRETCH = 1, this bit is set by hardware in slave mode, In the receive mode, when a new byte is received (including the ACK response pulse), and the contents of the data register have not been read out, the newly received byte will be lost. In transmit mode when a new byte is to be sent, but no new data is written to the data register, the same byte will be sent twice. This bit is cleared by software by writing 0, or by hardware when PE = 0. Note: If a write to the data register occurs very close to the rising edge of SCL, the transmitted data is indeterminate and a hold time error occurs.
10	AF	RC_W0	0	Reply failure flag. 0: no response failed, 1: Reply failed. Hardware will set this register when no acknowledgement is returned. This bit is cleared by software by writing 0, or by hardware when PE = 0.
9	ARLO	RC_W0	0	Arbitration lost (main mode). 0: no arbitration loss is detected. 1: Arbitration loss detected.

Bit	Name	R/W	Reset Value	Function
				This register is set by hardware when the interface loses control of the bus to another host. This bit is cleared by software by writing 0, or by hardware when PE = 0. After an ARLO event, the I2C interface automatically switches back to slave mode (M/SL = 0).
8	BERR	RC_W0	0	Bus error flag. 0: No start or stop condition error. 1: Error in start or stop condition. This bit is set by hardware when the interface detects a false start or stop condition. This bit is cleared by software by writing 0, or by hardware when PE = 0.
7	TxE	R	0	The data register is empty (when transmitting) flag. 0: The data register is not empty. 1: The data register is empty. When sending data, this bit is set to 1 when the data register is empty, and this bit is not set during the sending address phase. This bit can be cleared by software writing data to the DR register, or automatically by hardware after a START or STOP condition occurs, or when PE = 0. This bit is not set if a NACK is received, or if the next byte to be sent is PEC (PEC = 1). Note: After writing the first data to be sent, or writing data when BTF is set, the TxE bit cannot be cleared, because the data register is empty at this time.
6	RxNE	R	0	Data register not empty (on reception) flag. 0: The data register is empty. 1: The data register is not empty. On reception, this register is set when the data register is not empty. During the receive address phase, this register is not set. This register is cleared by software reads and writes to the data register, or by hardware when PE = 0. Note: When BTF is set, reading data does not clear the RxNE bit because the data register is still full.
5	Reserved	RES	-	Reserved
3	STOPF	R	0	Stop condition detection bit (slave mode). 0: No stop bit detected. 1: Stop condition detected. After an acknowledgment (if ACK = 1), the hardware sets this bit to 1 when the slave device detects a stop condition on the bus. After the software reads the I2C_SR1 register, a write to the I2C_CR1 register will clear this bit, or when PE = 0, the hardware will clear this bit. Note: The STOPF bit is not set after a NACK is received.
3	Reserved	-	-	End of buto transfer flog
2	BTF	R	0	End of byte transfer flag. 0: Byte transfer not complete 1: Byte transfer ended successfully The hardware will set this register in the following cases (when slave mode, NOSTRETCH = 0, master mode, regardless of NOSTRETCH): — On reception, when a new byte is received (including the ACK pulse) and the data register has not been read (RxNE = 1). — When transmitting, when a new data should be transmitted and the data register has not been written with new data (TxE = 1).

Bit	Name	R/W	Reset Value	Function
				This bit is cleared by a read or write to the data register after software reads the I2C_SR1 register, or by hardware after sending a start or stop condition, or when PE = 0. Note: After receiving a NACK, the BTF bit is not set.
1	ADDR	R	0	Address has been sent (Master mode)/Address matched (Slave mode). After the software reads the I2C_SR1 register, reading the I2C_SR2 register will clear this bit, when PE = 0, it will be cleared by hardware. Address matching (Slave): 0: The address does not match or the address was not received, 1: The received address matches. Hardware will set this bit when the received slave address matches the OAR register or general call address. Note: In slave mode, it is recommended to perform a complete clearing sequence, that is, after ADDR is set, read the SR1 register first, and then read the SR2 register. Address has been sent (Master): 0: Address sending has not ended, 1: Address sending ends. For a 7-bit address, it is set when the ACK byte is received. Note: This register will not be set after receiving a NACK.
0	SB	R	0	Start bit flag (master mode). 0: start condition not sent, 1: The start condition has been sent, This register is set when a START condition is sent. After the software reads the I2C_SR1 regis-
				ter, a write to the data register will clear this bit, or when PE = 0, it will be cleared by hardware.

19.5.6. I2C Stage register 2 (I2C_SR2)

Address offset:0x18

Reset value:0x0000

Note: Even if the ADDR flag is set after reading the I2C_SR1 register, reading the I2C_SR2 register after reading I2C_SR1 will clear the ADDR flag. Therefore, the I2C_SR2 register must be read only when the ADDR bit of the I2C_SR1 register is found to be set or the STOPF bit is cleared.

15	14	13	12	11	10	10 9 8 7 6 5		5	4	3	2	1	0	
	X		Res				Res	Res	Res	GEN- CALL	Res	TRA	BUSY	MSL
R R R R R R R								R		R	R	R		

Bit	Name	R/W	Reset Value	Function
15:7	Reserved	-	-	-
4	GENCALL	R	0	General call address (slave mode). 0: No broadcast call address received, 1: When ENGC = 1, the address of the general call is received. Hardware clears this register when a STOP condition or a repeated START condition occurs, or when PE = 0.
3	Reserved	RES	-	Reserved
2	TRA	R	0	send/receive flag.

Bit	Name	R/W	Reset Value	Function
				0: data received 1: Data has been sent At the end of the entire address transfer phase, this register is set according to the R/W bit of the address byte. Hardware clears this register when a STOP condition is detected (STOPF = 1), or a repeated-START condition, or bus arbitration is lost (ARLO= 1), or when PE = 0.
1	BUSY	R	0	Bus busy flag. 0: No data communication on the bus 1: Polarity data communication is in progress on the bus Set by hardware when SDA or SCL is detected low. Hardware clears when a stop condition is detected. This register indicates the current bus communication in progress, this information is still updated when the interface is disabled (PE = 0).
0	MSL	R	0	Master-slave mode. 0: slave 1: master — Set by hardware when the interface is in master mode (SB = 1), — Hardware cleared when a stop condition is detected on the bus (STOPF = 1), arbitration lost (ARLO = 1), or when PE = 0.

19.5.7. I2C Clock control register (I2C_CCR)

Address offset:0x1C

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F/S	DUTY	Res	Res						CCF	R[11:0]					
RW	RW			RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
15	F/S	RW	0	I2C Master mode selection. 0: Standard mode 1: Fast Mode
14	DUTY	RW	0	Duty cycle in fast mode. 0: In fast mode: Tlow /Thigh = 2 1: In fast mode: Tlow /Thigh = 16/9
13:12	Reserved	RES	-	Reserved
11:0	CCR[11:0]	RW	0	Clock control division factor in fast/standard mode(master mode). This division factor is used to set the SCL clock in master mode. Standard Mode: ✓ Thigh = CCR x Tpclk ✓ Tlow = CCR x Tpclk Express Mode: ✓ DUTY = 0: T high = CCR x Tpclk Tlow = 2 x CCR x Tpclk ✓ DUTY = 1 (to reach 400KHz): Thigh = 9 x CCR x Tpclk Tlow = 16 x CCR x Tpclk Note: 1. The minimum allowed setting is 0x04, and the minimum allowed in fast DUTY mode is 0x01 2. T high = t r(SCL) + t w(SCLH) 3. T low = t r(SCL) + t w(SCLL)

Bit	Name	R/W	Reset Value	Function
				These delays have no filter This register can only be configured when
				PE= 0,

19.5.8. I2C TRISE register (I2C_TRISE)

Address offset:0x20

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	TRISE[5:0]														
										RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
15:6	Reserved	RES	-	Reserved
5:0	TRISE	RW	0	Maximum rise time in fast/standard mode (master mode). These bits should provide the maximum duration of the S CL feedback loop in master mode. The purpose of this is to maintain a stable frequency of SCL regardless of the duration of the rising edge of SCL. These bits must be set to the maximum SCL rise time given in the I2C bus specification in 1 increments. For example: the maximum allowable SCL rise time in standard mode is 1000ns. If the value in FREQ [5:0] in the I2C_CR2 register is equal to 0x08, Tpclk = 125ns, then TRISE is configured as 0x09 (1000ns/125ns = 8 + 1 = 9). Filter values can also be added to TRISE. If the result is not an integer, the integer part is written to TRISE to ensure the t HIGH parameter. Note: This register can only be set when PE = 0.

19.5.9. I2C register map

Offset	Register	15	14	ل 1	12	11	10	6	œ	7	9	5	4	က	2	-	0
0x00	I2C_CR1	SWRST	Res.	Res.	Res.	POS	ACK	STOP	START	NOSTRETCH	ENGC	ENPEC	Res.	Res.	Res.	Res.	PE
	Reset value	0				0	0	0	0	0	0	0					0
0x04	I2C_CR2	Res.	Res.	Res.	Res.	Res.	ITBUFEN	ITEVTEN	ITERREN	Res.	Res.			FREG	Q[5:0]		
	Reset value						0	0	0			0	0	0	0	0	0
0x08	I2C_OAR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.				ADD[7:1]]			Res.
	Reset value									0	0	0	0	0	0	0	
0x10	I2C_DR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DR[7:0]							
	Reset value									0	0	0	0	0	0	0	0
0x14	I2C_SR1	Res.	Res.	Res.	Res.	OVR	AF	ARLO	BERR	TXE	RXNE	Res.	STOPF	Res.	ВТЕ	ADDR	SB
	Reset value					0	0	0	0	0	0		0		0		0
0x18	I2C_SR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	GENCALL	Res.	TRA	BUSY	MSL
	Reset value												0		0	0	0
0x1C I2C_CCR $\frac{\varphi}{L}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ CCR[11:0]																	
	Reset value	0	0			0	0	0	0	0	0	0	0	0	0	0	0

Offset	Register	15	14	13	12	11	10	6	œ	7	9	5	4	3	2	1	0
0x20	I2C_TRISE	Res.	TRISE[5:0]														
	Reset value											0	0	0	0	1	0

20. Universal synchronous asynchronous receiver transmitter (USART)

20.1. Introduction

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of Full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART offers a very wide range of baud rates using a programmable baud rate generator. It supports synchronous one-way communication and Half-duplex Single-wire communication, as well as multiprocessor communications.

20.2. USART main features

- Full-duplex asynchronous communications
- NRZ standard format
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- A common programmable transmit and receive baud rate of up to 4.5 Mbit/s.
- Programmable data word length (8 or 9 bits)
- Configurable stop bits (1 or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire Half-duplex communications
- Separate enable bits for transmitter and receiver
- Hardware flow control
- Detection flag
 - Receive buffer full
 - Send buffer empty
 - End of transmission
- Parity Control
 - Send check digit
 - Check the received data
- Flagged interrupt sources
 - CTS change
 - Send register empty
 - Send completed
 - Receive data register full
 - Bus idle detected
 - Overflow error
 - Frame error
 - Noise operation

- Error detection
- Multiprocessor communication
 - If the address does not match, enter silent mode
 - Wake-up from silent mode: Passing idle detection and address flag detection

20.3. USART function description

USART interface is connected with other devices through three pins. Any USART bidirectional communication requires a minimum of two pins: Receive data In (RX) and Transmit data Out (TX):

RX: Receive data Input. This is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

TX: Transmit data Output. When the transmitter is disabled, the output pin returns to its I/O port configuration.

When the transmitter is enabled and nothing is to be transmitted, the TX pin is at high level. In Single-wire and Smartcard modes, this I/O is used to transmit and receive the data.

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- 1, 2 stop bits, thus indicating the end of the data frame
- The USART interface uses a baud rate generator: Representation of 12-bit Integers and 4-bit Fraction
- A status register (USART_SR)
- Data registers (USART_DR)
- A baud rate register (USART_BRR)

The following pins are required in synchronous mode:

CK: Transmitter clock output

Clock output. This pin outputs the transmitter data clock for synchronous transmission corresponding to SPI master mode (no clock pulses on start bit and stop it, and a software option to end a clock pulse on the last data bit). In parallel, data an be received synchronously on RX. This can be used to control peripherals that ave shift registers (e.g. LCD drivers). The clock phase and polarity are software rogrammable.

The following pins are required in RS232 Hardware flow control mode:

- nCTS: Clear To Send blocks the data transmission at the end of the current transfer when high
- nRTS: Request to send indicates that the USART is ready to receive data (when low).




Figure 20-1 USART block diagram

20.3.1. USART character description

World length may be selected as being either 8 or 9 bits by programming the M bits in the USART_CR1 register. The TX pin is low during the start bit and high during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame containing the data(the number of "1"s includes the number of stop bits)

A Break character is interpreted on receiving "0"s for a frame period(including the stop bit period, which is also '0'). At the end of the break frame, the transmitter inserts 1 or 2 stop bits.

Transmission and reception are driven by a common baud rate generator, the clock for each is generated when the enable bit is set respectively for the transmitter and receiver.




Figure 20-2 Word length programming

20.3.2. Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bits status. The Transmit Enable bit (TE) must be set in order to activate the transmitter function. The data in the transmit shift register is output on the TX pin and the corresponding clock pulses are output on the CK pin.

20.3.2.1. Character transmission

During an USART transmission, data shifts out least significant bit first (default configuration) on the TX pin. In this mode, the USART_DR register consists of a buffer (DR) between the internal bus and the transmit shift register.

Every character is preceded by a start bit which is a logic level low for one bit period. The character is terminated by a configurable number of stop bits. The USART supports multiple stop bit configurations: 1 and 2 stop bits.

Note:

The TE bit should not be reset during transmission of data. Resetting the TE bit during the transmission will corrupt the data on the TX pin as the baud rate counters will get frozen. The current data being transmitted will be lost.

An idle frame will be sent after the TE bit is enabled.

20.3.2.2. Configurable stop bits

The number of stop bits to be transmitted with every character can be programmed in Control register 2, bits 13,12.

- 1) 1 stop bit: This is the default value of number of stop bits.
- 2) 2 stop bits: This will be supported by normal USART, Single-wire and Modem modes. An idle frame transmission will include the stop bits.

A break transmission will be 10 low bits (when m = 0) or 11 low bits (when m = 1) followed by 2 stop bits. It is not possible to transmit long breaks (break of length greater than 9/10 low bits).




Figure 20-3 Configurable stop bits

Character transmission procedure

- 1) Enable the USART by writing the UE bit in USART_CR1 register to 1.
- 2) Program the M bits in USART_CR1 to define the word length.
- 3) Program the number of stop bits in USART_CR2.
- 4) Select the desired baud rate using the USART BRR register.
- 5) Set the TE bit in USART_CR1 to send an idle frame as first transmission.
- 6) Write the data to send in the USART_DR register (this clears the TXE bit). Repeat this for each data to be transmitted in case of single buffer.
- 7) After writing the last data into the USART_DR register, wait until TC = 1. This indicates that the transmission of the last frame is complete. This is required for instance when the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.

20.3.2.3. Single byte communication

Clearing the TXE bit is always performed by a write to the transmit data register. The TXE bit is set by hardware and it indicates:

- The data has been moved from the USART_TDR register to the shift register and the data transmission has started.
- The USART_TDR register is empty.
- The next data can be written in the USART_TDR register without oveRWriting the

previous data.

This flag generates an interrupt if the TXEIE bit is set.

When a transmission is taking place, a write instruction to the USART_DR register stores the data in the DR register, next, the data is copied in the shift register at the end of the currently ongoing transmission.

When no transmission is taking place, a write instruction to the USART_DR register places the data in the shift register, the data transmission starts, and the TXE bit is set.

If a frame is transmitted (after the stop bit) and the TXE bit is set, the TC bit goes high. An interrupt is generated if the TCIE bit is set in the USART_CR1 register.

After writing the last data in the USART_TDR register, it is mandatory to wait for TC = 1 before disabling the USART or causing the microcontroller to enter the low-power mode

Use the following software procedure to clear the TC bit:

- 1. Read the USART_SR register once,
- 2. Write the USART_DR register once.

Note: The TC bit can also be cleared by software by writing '0' to it. This clearing method is only recommended for use in multi-buffer communication mode.




Figure 20-4 TC/TXE behavior when transmitting

20.3.2.4. Idle characters

Setting the TE bit drives the USART to send an idle frame before the first data frame.

20.3.3. Recevier

The USART can receive data words of either 7, 8 or 9 bits depending on the M bits in the USART_CR1 register

20.3.3.1. Start bit detection

In the USART, the start bit is detected when a specific sequence of samples is recognized. This sequence is: 1 1 1 0 X 0 X 0 X 0 X 0 0 0.




Figure 20-5 Start bit detection

If the sequence is incomplete, the receiver will exit the start bit detection and return to the idle state (without setting the flag) to wait for a falling edge. If all 3 sample points are '0' (the first sample at bits 3, 5, and 7, and the second sample at bits 8, 9, and 10 are all '0'), then acknowledge receipt Start bit, then set the RXNE flag bit, if RXNEIE = 1, an interrupt will be generated.

If only 2 of the 3 sample points are '0' twice (the 3rd, 5th, 7th sample point and the 8th, 9th, 10th sample point), then the start bit is still valid, but The NE noise flag is set. If this condition cannot be met, the detection process of the start bit is aborted, and the receiver will return to the idle state (the flag bit is not set).

If at one time only 2 of the 3 sample points are '0' (the 3rd, 5th, 7th sample point or the 8th, 9th, 10th sample point), then the start bit is still valid, but the NE noise flag is set.

20.3.3.2. Character reception

During USART reception, the least significant bit of data is shifted in first from the RX pin. In this mode, the USART_DR register contains a buffer between the internal bus and the receive shift register.

Configuration steps:

- 1) Set UE in USART_CR1 register to 1 to activate USART.
- 2) Program the M bits of USART_CR1 to define the word length

- 3) Write the number of stop bits in USART_CR2
- 4) Select the desired baud rate using the baud rate register USART_BRR.
- 5) Set the RE bit of USART_CR1. Activate the receiver to start looking for the start bit. When a character is received:
- The RXNE bit is set. It indicates that the contents of the shift register are transferred to the RDR. In
- other words, the data has been received and can be read (including error flags associated with it).
- If the RXNEIE bit is set, an interrupt is generated.
- If a frame error, noise or overflow error is detected during reception, the error flag will be set
- In multi-buffer communication, RXNE is set up after each byte is received.
- In single buffer mode, the RXNE bit is cleared by software reading the USART_DR register. The RXNE
- flag can also be cleared by writing 0 to it. The RXNE bit must be cleared before the end
 of the next character reception to avoid overrun errors.

Note: The RE bit should not be reset while receiving data. If the RE bit is cleared on reception, the reception of the current byte is lost.

20.3.3.3. Idle character

When an idle frame is detected, there is the same procedure as for a received data character plus an interrupt if the IDLEIE bit is set.

20.3.3.4. Overrun error

An overrun error occurs when a character is received when RXNE has not been reset. Data can not be transferred from the shift register to the RDR register until the RXNE bit is cleared. The RXNE flag is set after every

byte received. An overrun error occurs if RXNE flag is set when the next data is received. When an overrun error occurs:

- The ORE bit is set.
- The RDR content will not be lost. The previous data is available when a read to USART_RDR is performed.
- The shift register will be oveRWritten. After that point, any data received during overrun is lost.
- An interrupt is generated if either the RXNEIE bit is set or the EIE bit is set.
- Sequential read operations of USART_SR and USART_DR registers can reset the ORE bit

Note: When the ORE bit is set, it indicates that at least 1 data has been lost. There are two possibilities:

- If RXNE = 1, the last valid data is still in the receive register RDR and can be read.
- If RXNE = 0, it means that the last valid data has been read, and there is nothing to read in RDR. This can happen when new (ie lost) data is received while the last valid data is

being read in the RDR. This can also happen when new data is received during the read sequence (between the USART_SR register read access and the USART_DR read access)

20.3.3.5. Noise error

Data recovery is performed by distinguishing between valid input data and noise using oversampling techniques (except synchronous mode)




Figure 20-6 Data sampling for noise detection

Sample value	NE state	Bit value received	Data validity
000	0	0	Valid
001	1	0	Not Valid
010	1	0	Not Valid
011	1	1	Not Valid
100	1	0	Not Valid
101	1	1	Not Valid
110	1	1	Not Valid
111	0	1	Valid

Table 20-1 Noise detection from sampled data

When noise is detected in the received frame:

- Set the NE flag on the rising edge of the RXNE bit.
- Invalid data is transferred from the shift register to the USART_DR register.
- In the case of single-byte communication, no interrupt is generated. However, since the NE flag and the RXNE flag are set at the same time, RXNE will generate an interrupt. In the case of multi-buffer communication, an interrupt will be generated if the EIE bit in the USART_CR3 register has been set.

First read USART_SR, then read USART_DR register, will clear the NE flag bit.

20.3.3.6. Framing error

A framing error is detected when the stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.

When the framing error is detected:

The FE bit is set by hardware

- The invalid data is transferred from the Shift register to the USART_RDR register.
- No interrupt is generated in case of single byte communication. However this bit rises at
 the same time as the RXNE bit which itself generates an interrupt. In case of multibuffer
 communication an interrupt will be issued if the EIE bit is set in the USART_CR3 register.

Sequential reads of the USART_SR and USART_DR registers reset the FE bit.

20.3.3.7. Configuration stop bits during reception

The number of stop bits to be received can be configured through the control bits of Control Register 2 - it can be either 1 or 2 in normal mode.

- 1 stop bit: Sampling for 1 stop Bit is done on the 8th, 9th and 10th samples.
- 2 stop bits: Sampling for 2 stop bits is done on the 8th, 9th and 10th samples of the first stop bit. If a framing error is detected during the first stop bit the framing error flag will be set .The second stop bit is not checked for framing error. The RXNE flag will be set at the end of the first stop bit.

20.3.4. USART baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are both set to the same value as programmed in the USART_BRR register.

Tx / Rx baud = fCK / (16*USARTDIV)

Here fCK is the clock to the peripheral USARTDIV is an unsigned fixed-point number. The 12-bit value is set in the USART_BRR register.

Note: After writing to USART_BRR, the baud rate counter is replaced by the new value of the baud rate register.

Therefore, do not change the value of the baud rate register while communication is in progress.

How to derive USARTDIV from USART_BRR register values

Example 1:

If DIV_Mantissa = 27, DIV_Fraction = 12 (USART_BRR = 0x1BC), then:

Mantissa (USARTDIV) = 27

Fraction (USARTDIV) = 12/16 = 0.75

Therefore USARTDIV = 27.75

Example 2:

To program USARTDIV = 25.62, then:

DIV_Fraction = 16*0.62 = 9.92

The nearest integer is: 10 = 0x0A

DIV_Mantissa = mantissa (25.620) = 25 = 0x19

Then, USART BRR = 0x19A

Example 3:

To program USARTDIV = 50.99, then: DIV_Fraction = 16*0.99 = 15.84

The nearest integer is: $16 = 0x10 = > DIV_{frac}[3:0]$ overflow = > carry must be added to the fractional part

DIV_Mantissa = mantissa (50.990 + carry) = 51 = 0x33

Then, USART_BRR = 0x330, USARTDIV = 51

Bau	d rate		F _{PCLK} =36MHz			F _{PCLK} =72MHz	
No.	Kbps	Actual	BRR	Error (%)	Actual	BRR	Error (%)
1	2.4	2.400	937.5	0%	2.4	1875	0%
2	9.6	9.600	234.375	0%	9.6	468.75	0%
3	19.2	19.2	117.1875	0%	19.2	234.375	0%
4	57.6	57.6	39.0625	0%	57.6	78.125	0%
5	115.2	115.384	19.5	0.15%	115.2	39.0625	0%
6	230.4	230.769	9.75	0.16%	230.769	19.5	0.16%
7	460.8	461.538	4.875	0.16%	461.538	9.75	0.16%
8	921.6	923.076	2.4375	0.16%	923.076	4.875	0.16%
9	2250	2250	1	0%	2250	2	0%
10	4500	N.A	N.A	N.A	4500	1	0%

Note: The lower the CPU clock the lower the accuracy for a particular baud rate. The upper limit of the achievable baud rate can be fixed with these data.

20.3.5. USART receiver's tolerance to clock deviation

The asynchronous receiver of the USART works correctly only if the total clock system deviation is less than the tolerance of the USART receiver. The causes which contribute to the total deviation are:

- DTRA: Deviation due to the transmitter error (which also includes the deviation of the transmitter's local oscillator)
- DQUANT: Error due to the baud rate quantization of the receiver
- DREC: Deviation of the receiver's local oscillator
- DTCL: Deviation due to the transmission line (generally due to the transceivers which can introduce an asymmetry between the low-to-high transition timing and the high-tolow transition timing)
- DTRA + DQUANT + DREC + DTCL < USART receiver's tolerance.

For normal reception of data, the tolerance of the USART receiver is equal to the maximum tolerable variation, which depends on the following choices:

- 10- or 11-bit character length defined by the M bits of the USART_CR1 register
- whether to use fractional baud rate to generate

Table 20-2 receiver tolerance when DIV_Fraction is 0

M bit	NF is an error	NF is don't care
0	3.75%	4.375%
1	3.41%	3.97%

Table 20-3 receiver tolerance when DIV_Fraction is different from 0

M bit	NF is an error	NF is don't care
0	3.33%	3.88%
1	3.03%	3.53%

20.3.6. USART auto baud rate detection

The USART is able to detect and automatically set the USART_BRR register value based on the reception o one character. Automatic baud rate detection is useful under two circumstances:

1) The communication speed of the system is not known in advance

2) The system is using a relatively low accuracy clock source and this mechanism allows the correct baud rate to be obtained without measuring the clock deviation.

The clock source frequency must be compatible with the expected communication speed. Before activating the auto baud rate detection, the auto baud rate detection mode must be chosen. There are various modes based on different character patterns(They can be chosen through the ABRMOD[1:0] field in the USART_CR3 register). In these auto baud rate modes, the baud rate is measured several times during the synchronization data reception and each measurement is compared to the previous one.

These modes are:

Mode 0: Any character starting with a bit at 1. In this case the USART measures the duration of the Start bit (falling edge to rising edge).

Mode 1: Any character starting with a 10xx bit pattern. In this case, the USART measures the duration of the Start and of the 1st data bit. The measurement is done falling edge to falling edge, ensuring better accuracy in the case of slow signal slopes.

In parallel, another check is performed for each intermediate transition of RX line. An error is generated if the transitions on RX are not sufficiently synchronized with the receiver (the receiver being based on the baud rate calculated on bit 0).

Prior to activating auto baud rate detection, the USART_BRR register must be initialized by writing a non-zero baud rate value.

The automatic baud rate detection is activated by setting the ABREN bit in the USART_CR2 register. The USART will then wait for the first character on the RX line. The auto baud rate operation completion is indicated by the setting of the ABRF flag in the USART_ISR register. If the line is noisy, the correct baud rate detection cannot be guaranteed. In this case the BRR value may be corrupted and the ABRE error flag will be set. This also happens if the communication speed is not compatible with the automatic baud rate detection range (bit duration not between 16 and 65536 clock periods (oversampling by 16) and not between 8 and 65536 clock periods (oversampling by 8)).

The RXNE interrupt will signal the end of the operation. At any later time, the auto baud rate detection may be relaunched by resetting the ABRF flag (by writing a 0).

Note: If the USART is disabled (UE = 0) during an auto baud rate operation, the BRR value may be corrupted.

20.3.7. Multi processor communication using USART

It is possible to perform multiprocessor communication with the USART (with several USARTs connected in a network). For instance one of the USARTs can be the master, its TX output connected to the RX inputs of the other USARTs. The others are slaves, their respective TX outputs are logically ANDed together and connected to the RX input of the master.

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant USART service overhead for all non addressed receivers.

The non addressed devices may be placed in mute mode by means of the muting function. In mute mode:

- None of the reception status bits can be set.
- All the receive interrupts are inhibited.
- The RWU bit in USART_ISR register is set to 1. RWU can be controlled automatically by hardware or by software, through the MMRQ bit in the USART_RQR register, under certain conditions. The USART can enter or exit from mute mode using one of two methods, depending on the WAKE bit in the USART_CR1 register:
- Idle Line detection if the WAKE bit is reset.
- Address Mark detection if the WAKE bit is set.

20.3.7.1. Idle line detection (WAKE=0)

The USART enters mute mode when the RWU bit is written to 1. It wakes up when an Idle frame is detected.

Then the RWU bit is cleared by hardware but the IDLE bit is not set in the USART_ISR register. The following figure gives an example of silent mode behavior using idle line detection.




Figure 20-7 Mute mode using Idle line detection

20.3.7.2. Address mark check (WAKE=1)

In this mode, bytes are recognized as addresses if their MSB is a '1' otheRWise they are considered as data. In an address byte, the address of the targeted receiver is put in the 4 LSBs. The choice of 4-bit address detection is done using the ADDM7 bit. This 4-bit/7-bit word is compared by the receiver with its own address which is programmed in the ADD bits in the USART_CR2 register.

If the received byte does not match its programmed address, the USART enters silent mode. At this point, the hardware sets the RWU bit.

Receiving this byte will neither set the RXNE flag nor generate an interrupt because the USART is already in silent mode.

When the received byte matches the programmed address in the receiver, the USART exits silent mode. Then the RWU bit is cleared and subsequent bytes are received normally. The RXNE bit will be set when this matching address byte is received because the RWU bit has been cleared.

When the receive buffer contains no data (RXNE = 0 in USART_SR), the RWU bit can be written to 0 or 1.

OtheRWise, the write operation is ignored. The figure below shows an example of using address mark detection to wake up and enter silent mode.




Figure 20-8 Slient mode with address tag detection

20.3.7.3. Check control

Setting the PCE bit on the USART_CR1 register enables parity control (generates a parity bit when transmitting, and performs parity checking when receiving). The possible USART frame formats are listed in the table below according to the frame length defined by the M bits.

M bit	PCE bit	USART fram
0	0	SB—8 bit data—STB
0	1	SB—7 bit data—PB—STB
1	0	SB—9 bit data—STB
1	1	SB—8 bit data—PB—STB

Table 20-4 Frame format

When waking up a device with an address tag, the address is matched only considering the MSB bits of the data, not the parity bits. (MSB is the last sent out of the data bits, followed by the parity bit or stop bit)

20.3.7.4. Even parity

The parity bit is calculated to obtain an even number of "1s" inside the frame of the 7 or 8 LSB bits (depending on M bits values) and the parity bit.

As an example, if data = 00110101, and 4 bits are set, then the parity bit will be 0 if even parity is selected (PS bit in USART_CR1 = 0).

20.3.7.5. Odd parity

The parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on M bits values) and the parity bit.

As an example, if data = 00110101 and 4 bits set, then the parity bit will be 1 if odd parity is selected (PS bit in USART_CR1 = 1)

20.3.7.6. Transfer mode

If the PCE bit is set in USART_CR1, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit (even number of "1s" if even parity is selected or an odd number of "1s" if odd parity is selected). If the parity check fails, the PE flag is set in the USART_ISR register and an interrupt is generated if PEIE is set in the USART_CR1 register. The PE flag is cleared by software riting 1 to the PECF in the USART_ICR register.

20.3.8. USART synchronous mode

The synchronous mode is selected by writing the CLKEN bit in the USART_CR2 register to 1. In synchronous mode, the following bits must be kept cleared:

• The HDSEL bit in USART_CR3 register

The USART allows the user to control bidirectional synchronous serial communications in a master mode. The CK pin is the output of the USART transmitter clock. During the start and stop bits, there is no clock pulse on the CK pin. Depending on the state of the LBCL bit in the USART_CR2 register, a clock pulse is generated or not generated during the last valid data bit. The CPOL bit in the USART_CR2 register allows the user to select the clock polarity, and the CPHA bit in the USART_CR2 register allows the user to select the phase of the external clock.

The external CK clock is not activated during bus idle periods, before actual data arrives and when the disconnect symbol is sent.

In synchronous mode, the USART transmitter works exactly the same as in asynchronous mode. But because CK is synchronous with TX (according to CPOL and CPHA), data on TX is sent synchronously with CK.

The USART receiver in synchronous mode works differently than in asynchronous mode. If RE = 1, the data is sampled on CK (rising or falling according to CPOL and CPHA) without any oversampling. But setup time and duration (depending on baud rate, 1/16 bit time) must be considered. Notice:

CK pin works together with the TX pin. Thus, the clock is only provided when the transmitter is enabled (TE =1) and data is being sent (writing data to the USART_DR register). This means that it is impossible to receive a sync data without sending data.

LBCL, CPOL and CPHA bits should be when both the transmitter and receiver are disabled, these bits cannot be changed when the transmitter or receiver is enabled.

TE and RE in the same instruction to reduce receiver setup and hold time.

USART only supports master mode: it cannot receive or transmit data with an input clock from other devices (CK is always an output).




Figure 20-9 Example of USARTisochronous transmission




Figure 20-10 USART data clock timing example(M=0)




Figure 20-11 USART data clock timing example (M=1)




Figure 20-12 RX data sample/hold time

20.3.9. USART single-wire half-duplex communication

Single-wire Half-duplex mode is selected by setting the HDSEL bit in the USART_CR3 register. In this mode, the following bits must be kept cleared:

■ LINEN and CLKEN bits in the USART_CR2 register

The USART can be configured to follow a Single-wire Half-duplex protocol where the TX and RX lines are internally connected. The selection between half- and Full-duplex communication is made with a control bit HDSEL in USART_CR3.

- The RX pin is no longer used
- The TX pin is always released when no data is transmitted. Thus, it acts as a standard I/O in idle or in reception. It means that the I/O must be configured so that TX is configured as alternate function opendrain with an external pull-up.

Apart from this, the communication protocol is similar to normal USART mode. Any conflicts on the line must be managed by software (by the use of a centralized arbiter, for instance). In particular, the transmission is never blocked by hardware and continues as soon as data is written in the data register while the TE bit is set.

20.3.10. Hardware flow control

Using the Ncts INPUT and nRTS output. The figure below shows how to conncet 2 devices in this mode.




Figure 20-13 Hardware flow control between two USARTs

20.3.10.1. RTS flow control

If RTS flow control is enabled (RTSE = 1), nRTS becomes active (connected low) as soon as the USART receiver is ready to receive new data. When data arrives in the receive register, nRTS is released, thereby indicating that data transmission is to be stopped at the end of the current frame.




Figure 20-14 RTSflow control

20.3.10.2. CTS flow control

If CTS flow control is enabled (CTSE = 1), the transmitter checks the nCTS input before sending the next frame.

If nCTS is valid (pulled to a low level), the next data is sent (assuming that data is ready to be sent, that is, TXE = 0), otheRWise the next frame of data is not sent. If the nCTS is invalidated during transmission, the transmission stops after the current transmission is completed. When CTSE = 1, as long as the nCTS input changes state, the hardware automatically sets the CTSIF status bit. It indicates whether the receiver is ready to communicate. An interrupt is generated if the CTSIE bit in the USART_CT3 register is set.




Figure 20-15 CTSflow control

20.4. USART interrupt request

Serial num- ber	Interrupt event	Event flag	Enable bit	Send/receive
1	Send data register empty	TXE	TXEIE	Send
2	CTS (Clear to Send) Interruption	CTSIF	CTSIE	Send
3	Tranmission completed	TC	TCIE	Send
4	The receive register is not empty (read data is ready)	RXNE	RXNEIE	Take over
5	Overrun error	ORE	KAINEIE	Take over
6	Idle frame	IDLE	IDLEIE	Take over
7	Parity error	PE	PEIE	Take over
8	Noise, overrun and frame errors when communicating with multiple processors	NR/ORE/FE	EIE	Take over

All USART interrupts share the same interrupts vector.




Figure 20-16 USART interrupt map

20.5. USART register

20.5.1. Status register (USART_SR)

Address offset:0x00

Reset value:0x0000 00C0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Re	Res	Res	Res	Res	Re	Res	Res	Res	Res	Res	Re	Re	Re
S	s	S	1/69	1/62	1/63	1/65	S	1763	1/69	1/62	1163	1763	S	S	S
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	Re	Re	ABRR	ABR	ABR	CTS	Re	TX	TC	RXNE	IDL	OR	NE	FE	PE
S	S	S	Q	E	F	CIS	S	E	10	KANE	E	E	INE		PE
			W	R	R	RC_W		R	RC_W	RC_W	R	R	R	R	R
			VV	I.	L	0		К	0	0	I.	I.	K	K	K

Bit	Name	R/W	Reset Value	Function
31:13	Reserved	RES	-	Reserved
12	ABRRQ	W	0	Automatic baud rate request Writing 1 to this bit resets the ABRF flag and requests automatic baud rate detection for the next frame.
11	ABRE	R	0	Autobaud error flag. This register is set by hardware when there is an error in automatic baud rate detection (baud rate out of range or character comparison error). Software clears this bit by writing a 1 to the ABRRQ register.
10	ABRF	R	0	Automatic baud rate detection flag. This bit is set to 1 by hardware when auto-baud rate is set (set RXNE = 1 at the same time, an interrupt will be generated when the interrupt is enabled), or when an error occurs in the auto-baud rate detection operation (ABRE = 1, RXNE = 1, FE = 1). Software clears this bit by writing a 1 to the ABRRQ bit in the USART_RQR register.
9	CTS	RC_W0	0	When CTS input toggle, do not CTSE = 1, this register is 1. Software writes 0 to clear. When CTSIE = 1, a CTS interrupt is generated. 0: CTS line value unchanged 1: CTS line value change

Bit	Name	R/W	Reset Value	Function
8	reserved			
7	TXE	R	1	Transfer register empty flag. This register is set by hardware when the USART_DR register data is transferred to the shift register. When TXEIE = 1, an interrupt is generated. Writing to the USART_DR register will clear this bit 0: Data is not transferred to the shift register 1: Data is transferred to the shift register
6	TC	RC_W0	1	Transmission complete flag. After the transmission of the data frame is completed, and TXE = 1, the hardware will set this register. An interrupt is generated when TCIE = 1. Software reading the USART_SR register first and then writing the USART_DR register will clear this bit (for multiprocessor communication). Software can also write 0 to clear. 0: Transmission not completed 1: Transmission completed
5	RXNE	RC_W0	0	The read data register is not empty flag. This register is set by hardware when the shift register value is transferred to the USART_DR register. Software reads the USART_DR register, or writes 0 to clear this bit. When RXNEIE = 1, an interrupt is generated. 0: No data received 1: Receive data ready
4	IDLE	R	0	Idle sign. Detect IDLE line, the hardware sets this register. An interrupt is generated when IDLEIE = 1. Software can clear this bit by reading the USART_SR register first and then the USART_DR register. 0: IDLE not detected line 1: IDLE detected line
3	ORE	R	0	Overrun error flag. When RXNE = 1, the hardware sets this bit when the data received in the shift register is about to be transferred to the RDR register. Software can clear this bit by reading the USART_SR register first and then the USART_DR register. When RXNEIE = 1, an interrupt is generated. 0: No Overrun error is generated 1: Generate Overrun error Note: When this register is set, the contents of the RDR register are not lost, but the contents of the shift register are oveRWritten. When EIE = 1, an ORE interrupt is generated.
2	NE	R	0	Noise error sign. This register is set by hardware when the data frame receives noise. Software can clear this bit by reading the USART_SR register first and then the USART_DR register. 0: No noise error detected 1: Noise error detected Note: When RXNE and NE are generated at the same time, no interrupt is generated when NE =1, but an interrupt is generated when the RXNE flag is set. In multi-buffer communication mode, NE = 1 will generate an interrupt when EIE = 1.
1	FE	R	0	Framing error flag. This bit is set by hardware when out-of-sync, excessive noise, or abort characters are detected. Software can clear this bit by reading the USART_SR register first and then the

Bit	Name	R/W	Reset Value	Function
				USART_DR register. 0: no frame error detected 1: Framing error or break character detected Note: When RXNE and FE are generated at the same time, no interrupt is generated when FE = 1, but an interrupt is generated when the RXNE flag is set. If the currently transmitted data has both a frame error and an overload error, the hardware will continue to transmit the data and only set the ORE flag. In multi-buffer communication mode, FE = 1 will generate an interrupt when EIE = 1.
0	PE	R	0	Checksum error. This register is set by hardware when the parity value is incorrect during reception. Software can clear this bit by reading the USART_SR register first and then the USART_DR register. But software must wait for RXNE = 1 before clearing this bit. When PEIE, an interrupt is generated. 0: No parity error is generated 1: Generate parity error

20.5.2. USART Data register(USART_DR)

Address offset: 0x04

Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res					DR[8:0]										

Bit	Name	R/W	Reset Value	Function
31: 9	Reserved	RES	-	Reserved
8: 0	DR[8:0]	RW	undefined	Receive/transmit data register. Depending on the read or write operation, the former is the received data and the latter is the transmitted data. The DR register is physically composed of two registers (one is the transmitted T DR, the other is the received R DR), so the DR register implements two functions of reading and writing. T DR register provides a parallel interface between the internal bus and the output shift register, and the R DR register provides a parallel interface between the input shift register and the internal bus. When parity is enabled for transmit operation, writing the M SB bit (bit7 or bit8) has no effect, because it has been replaced by the parity bit. When the parity enable is turned on for a receive operation, the read MSB bit is the received parity bit.

20.5.3. Baud rate register (USART_BRR)

Address offset:0x08

Reset value:0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res															

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DIV_Mantissa[11:0]										[DIV_Fac	ction[3:0]	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

In auot-baud detection mode, hardware updates this register.

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	RES	-	Reserved
15: 4	DIV_Mantissa[15:4]	RW	0	12biti nteger
3: 0	DIV_Fraction[3:0]	RW	0	4bit decimal

20.5.4. USART control register 1 (USART_CR1)

Address offset:0x0C

Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	Re	Re	Re	Res	Res	Re	Res	Res	Res	Res	Res	Re	Re	Res	Re
S	S	S	S	V62	I/G2	S	I/G2	1762	I/G2	IV62	VE2	S	S	I/G2	S
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Re	Re	UE	М	WAK	PC	PS	PEI	TXEI	TCI	RXNEI	IDLEI	TE	RE	RW	Re
S	S	OL	IVI	Е	Е	2	Е	Е	Е	E	E	1 -	ΚĽ	U	S
_		RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	

Bit	Name	R/W	Reset Value	Function
31: 14	Reserved	RES	-	Reserved
13	UE	RW	0	USART enabled. When this bit is cleared, the USART module will immediately stop the current operation. This bit is set and cleared by software. 0: USART prescaler and output disabled, low power mode 1: USART enable The software needs to wait for USART_ISR.TC to be set before clearing the UE bit and entering the low power mode.
12	М	RW	0	O: 1 start bit, 8 data bits, n stop bit 1: 1 start bit, 9 data bit, n stop bit
11	WAKE	RW	0	Receive wakeup mode. How to wake up from mute mode. Set or cleared by software. 0: Idle line wake up 1: address wake-up
10	PCE	RW	0	Parity control. 0: Parity check disabled 1: Parity check enabled Parity bit: 9th bit of 9bit, 8th bit of 8bit.
9	PS	RW	0	Parity check selection. Set and cleared by software. 0: Even parity 1: odd parity
8	PEIE	RW	0	PE interrupt enable. Set and cleared by software. 0: Disable 1: PE interrupt enable
7	TXEIE	RW	0	TXE interrupt enable. Set and cleared by software. 0: Disable 1: TX E interrupt enable
6	TCIE	RW	0	End of transfer interrupt enable. Set and cleared by software.

Bit	Name	R/W	Reset Value	Function
				0: Disable 1: TC interrupt enable
5	RXNEIE	RW	0	RXNE interrupt enable, set and cleared by software. 0: Disable 1: ORE or RXNE interrupt enable
4	IDLEIE	RW	0	IDLE interrupt enable. Set and cleared by software. 0: Disable 1: IDLE interrupt enable
3	TE	RW	0	Transmission enable. 0: Transmission prohibited 1: Transmission enable
2	RE	RW	0	Receive enable. 0: Reception prohibited 1:Receive enable, start to detect start bit
1	RWU	RW	0	Receive wakeup. This bit indicates whether the USART is in mute mode. This register is set when a mute mode sequence is received, this register is cleared when a wakeup sequence is received. The specific wake-up sequence (address or IDLE) is controlled by the register USART_CR1.WAKEbit. 0: The receiver is in working mode 1: The receiver is in silent mode Note 1: Before setting this bit to enter mute mode, the USART must have received a data byte, otheRWise in mute mode, it cannot be woken up by idle bus detection. Note 2: When configured as address mark detection wake-up (WAKE = 1), the RWU bit cannot be modified by software when RXNE is set.
0	Reserved	RES	-	

20.5.5. USART control register 2 (USART_CR2)

Address offset:0x10

Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	STOP	Res	CLKEN	CPOL	CPHA	LBCL	Res	Res	Res	Res		ADD	[3:0]	
		RW		RW	RW	RW	RW					RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
31: 14	Reserved	RES	-	Reserved
				Stop bit configuration.
13	STOP	RW	0	0: 1 stop bit;
				1: 2 stop bit;
12	Reserved			
				CK pin enable.
				0: disable;
11	CLKEN	RW	0	1: CK pin enable;
				This bit is reserved when synchronous mode is not supported.
				Clock polarity.
40	ODOL	DW		Sync mode, CK pin output clock polarity. 0: Outside the transmission window, CK pin is a
10	CPOL	RW	0	stable low value,
				1: Outside the transmission window, CK pin is a
				stable high value

Bit	Name	R/W	Reset Value	Function
9	СРНА	RW	0	This bit is used to select the phase of the CK pin output clock in synchronous mode. It works with the CPOL bits to generate the desired clock/data relationship. 0: The first clock transfer is the first data capture edge 1: The second clock transfer is the first data capture edge
8	LBCL	RW	0	Whether the clock pulse of the last bit of data is in CK pin output. 0: The clock pulse of the last bit of data is not in CK pin output, 1: The clock pulse of the last bit of data is at CK pin output.
7:4	Reserved	RES	-	Reserved
3:0	ADD[3:0]	RW	4'b0	USART address. This register is used in the mute mode of the multiprocessor, and is used as the address when the 4-bit address wakes up.

20.5.6. USART control register 3 (USART_CR3)

Address offset:0x14

Reset value: 0x0000_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
								5							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	ABR- MOD[1:0]		ABR EN	OVER8	CTSIE	CTSE	RTSE	Res	Res	Res	Res	HDSEL	Res	Res	EIE
	RW		RW	RW	RW	RW	RW					RW			RW

Bit	Name	R/W	Reset Value	Function							
31: 15	Reserved	RES	_	Reserved							
14: 13	ABRMOD[1:0]	RW	2'b0	Automatic baud rate detection mode. 00: measure the baud rate from the start bit 01: Falling edge to falling edge measurement 10: Reserved 11: Reserved When ABREN = 0 or UE = 0, this register is writeonly.							
12	ABREN	RW	0	Auto-baud rate enabled. 0: Disable 1: Auto baud rate enabled							
11	OVER8	RW	0	Oversampling mode. 0: Oversampling by 16 1: Oversampling by 8 can only be written when U E = 0							
10	CTSIE	RW	0	CTS interrupt enable. 0: Forbidden, 1: CTSIF interrupt enable							
9	CTSE	RW	0	CTS enabled. 0: CTS hardware flow control is disabled 1: CTS mode enabled. Data is only transmitted when the CTS input is 0. At this point, after the data is written into the data register, the transmission will not be started until the CTS is valid.							
8	RTSE	RW	0	RTS enabled. 0: RTS hardware flow control is disabled, 1: The RTS output is enabled, and the next data is requested only when the receive buffer is not full. After the current data is sent, the sending operation is suspended. If data can be received, set RTS to valid (0).							

Bit	Name	R/W	Reset Value	Function
7:4	reserved			
3	HDSEL	RW	0	Half-duplex option. 0: Non-half duplex mode, 1: Half-duplex mode selection.
2:1				
0	EIE	RW	0	Error interrupt enable. 0: Forbidden, 1: Frame error FE, overrun error ORE, noise NF interrupt enable.

20.5.7. USART register map

	5.7.	. USART register map																															
O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	5	4	3	2	1	0
0x	USA RT_ SR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ABRRQ	ABRE	ABRF	CTS	Res.	TXE	DT (RXNE	IDLE	ORE	Ä	H	PE
0	Re- set valu e																				0	0	0	0		1	1	0	0	0	0	0	0
0x	USA RT_ DR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	R Res. Res. Res. Res. Res. Res. Res. Res								D	R[8:0	:0]			
0 4	Re- set valu e																								0	0	0	0	0	0	0	0	0
0x 0 8	USA RT_ BRR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.		DIV_Mantissa[11												DIV_Faction[3:0]		
	Re- set valu e																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x	USA RT_ CR1	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	UE	M	WAKE	PCE	PS	PEIE	TXEIE	TCIE	RXNEIE	IDLEIE	TE	RE	RWU	Res.
0 C	Re- set valu e																			0	0	0	0	0	0	0	0	0	0	0	0	0	
0x	USA RT_ CR2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	STOP	Res.	CLKEN	CPOL	СРНА	LBCL	Res.	Res.	Res.	Res.		4DD[2:0]	[0:0]	
0	Re- set valu e																			0		0	0	0	0					0	0	0	0
0x 1	USA RT_ CR3	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	10-1JUONGAV	[0:1]	ABREN	OVER8	CTSIE	CTSE	RTSE	Res.	Res.	Res.	Res.	HDSEL	Res.	Res.	EIE
4	Re- set valu e																		0	0	0	0	0	0	0					0			0
0x 1 8	Re- serv ed	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.

21. Serial peripheral interface (SPI)

This project designs and implements a SPI modules.

21.1. Introduction

Serial Peripheral Interface (SPI) allows the chip to communicate with external devices in half-duplex, full-duplex, and simplex synchronous serial communication. This interface can be configured in master mode and provides the communication clock (SCK) for external slave devices. The interface can also work in a multi-master configuration.

It can be used for a variety of purposes, including two-wire simplex simultaneous transmission using one bidirectional data line

21.2. SPI main features

- Master or slave operation
- Full-duplex synchronous transfers on three lines
- Half-duplex synchronous transfer on two lines (with bidirectional data line)
- Simplex synchronous transfers on two lines (with unidirectional data line)
- 8-bit to 16-bit data size selection
- Multimaster mode capability
- 8 master mode baud rate prescalers up to fPCLK/4.
- Slave mode frequency up to fPCLK/4.
- NSS management by hardware or software for both master and slave: dynamic change of master/slave
- operations
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Dedicated transmission and reception flags with interrupt capability
- SPI bus busy status flag
- SPI Motorola support
- Master mode fault, overrun flags with interrupt capability
- Two embedded Rx and Tx FIFos of 2 depth and 16bit width (8bit width when the data frame is set to 8bit)

21.3. SPI function description

21.3.1. Overview




Figure 21-1 SPI block diagram

Four I/O pins are dedicated to SPI communication with external devices:

MISO: Master In / Slave Out data. In the general case, this pin is used to transmit data in slave mode and receive data in master mode.

MOSI: Master Out / Slave In data. In the general case, this pin is used to transmit data in master mode and receive data in slave mode.

SCK: Serial Clock output pin for SPI masters and input pin for SPI slaves.

NSS: Slave select pin. Depending on the SPI and NSS settings, this pin can be used to either:

- Select an individual slave device for communication
- Synchronize the data frame or
- Detect a conflict between multiple masters

The SPI bus allows the communication between one master device and one or more slave devices. The bus consists of at least two wires - one for the clock signal and the other for synchronous data transfer. Other signals can be added depending on the data exchange between SPI nodes and their slave select signal management.

21.3.2. Communications between one master and one slave

The SPI allows the MCU to communicate using different configurations, depending on the device targeted and the application requirements. These configurations use 2 or 3 wires (with software NSS management) or 3 or 4 wires (with hardware NSS management). Communication is always initiated by the master.

21.3.2.1. Full-duplex comminication

By default, the SPI is configured for full-duplex communication. In this configuration, the shift registers of the master and slave are linked using two unidirectional lines between the MOSI and the MISO pins. During SPI communication, data is shifted synchronously on the SCK clock edges provided by the master. The master transmits the data to be sent to the slave via the MOSI line and receives data from the slave via the MISO line.

When the data frame transfer is complete (all the bits are shifted) the information between the master and slave is exchanged.




Figure 21-2 Full-duplex single master/slave application

21.3.2.2. Half-duplex communication

The SPI can communicate in half-duplex mode by setting the BIDIMODE bit in the SPIx_CR1 register. In this configuration, one single cross connection line is used to link the shift registers of the master and slave together.

During this communication, the data is synchronously shifted between the shift registers on the SCK clock edge in the transfer direction selected reciprocally by both master and slave with the BDIOE bit in their SPIx_CR1 registers. In this configuration, the master's MISO pin and the slave's MOSI pin are free for other application uses and act as GPIOs.




Figure 21-3 Half-duplex single master/slave application

The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and slave.

21.3.2.3. Simplex communications

The SPI can communicate in simplex mode by setting the SPI in transmit-only or in receive-only using the RXONLY bit in the SPIx_CR2 register. In this configuration, only one line is used for the transfer between the shift registers of the master and slave. The remaining MISO and MOSI pins pair is not used for communication and can be used as standard GPIOs.

- Transmit-only mode (RXONLY = 0): The configuration settings are the same as for fullduplex. The
- application has to ignore the information captured on the unused input pin. This pin can be used as a standard GPIO.
- Receive-only mode (RXONLY = 1): The application can disable the SPI output function by setting the RXONLY bit. In slave configuration, the MISO output is disabled and the pin can be used as a GPIO. The slave continues to receive data from the MOSI pin while its slave select signal is active. Received data events appear depending on the data buffer configuration. In the master configuration, the MOSI output is disabled and the pin can be used as a GPIO. The clock signal is generated continuously as long as the SPI is enabled. The only way to stop the clock is to clear the RXONLY bit or the SPE bit and wait until the incoming pattern from the MISO pin is finished




Figure 21-4 simplex single master/single slave application(master in transmit-only/slave in receive-only mode)

- (1) The NSS pins can be used to provide a hardware control flow between master and slave. Optionally, the pins can be left unused by the peripheral. Then the flow has to be handled internally for both master and slave. For more details see Section 28.5.5: Slave select (NSS) pin management.
- (2) An accidental input information is captured at the input of transmitter Rx shift register. All the events associated with the transmitter receive flow must be ignored in standard transmit only mode.

(3) In this configuration, both the MISO pins can be used as GPIOs. Simplex communication can be replaced by half -duplex communication by setting the transfer direction (the bidirectional mode is enabled when the BI DIO E bit is not changed)

21.3.3. Multi-slave communication

In a configuration with two or more independent slaves, the master uses GPIO to manage NSS for each slave.

The master must select a slave by pulling the connected slave NSS low. When this is done, standard master and dedicated slave communication is established.




Figure 21-5 Master communicates with three independent slaves

NSS is not used on the host side in this configuration. Any MODF errors must be prevented by SSM = 1, SSI =1.

Since the MISOs of the slaves are connected together, all slaves must configure their MISO's GPIO as AF opendrain.

21.3.4. Multi-master commnunication

Unless SPI bus is not designed for a multi-master capability primarily, the user can use build in feature which detects a potential conflict between two nodes trying to master the bus at the same time. For this detection, NSS pin is used configured at hardware input mode. The connection of more than two SPI nodes working at this mode is impossible as only one node can apply its output on a common data line at time.

When nodes are non active, both stay at slave mode by default. Once one node wants to overtake control on the bus, it switches itself into master mode and applies active level on the slave select input of the other node via dedicated GPIO pin. After the session is completed, the active slave select signal is released and the node mastering the bus temporary returns back to passive slave mode waiting for next session start. If potentially both nodes raised their mastering request at the same time a bus conflict event appears (see mode fault MODF event). Then the user can apply some simple arbitration process (e.g. to postpone next attempt by predefined different time-outs applied at both nodes).




Figure 21-6 Multi-master application

The NSS pin is configured at hardware input mode at both nodes. Its active level enables the MISO line output control as the passive node is configured as a slave.

21.3.5. Slave select (NSS) pin management

In slave mode, the NSS works as a standard "chip select" input and lets the slave communicate with the master.

In master mode, NSS can be used either as output or input. s an input it can prevent multimaster bus collision, and as an output it can drive a slave elect signal of a single slave.

Hardware or software slave select management can be set using the SSM bit in the SPIx_CR1 register:

- Software NSS management (SSM = 1): in this configuration, slave select information is driven internally by the SSI bit value in register SPIx_CR1. The external NSS pin is free for other application uses.
- Hardware NSS management (SSM = 0): in this case, there are two possible configurations.

 The configuration used depends on the NSS output configuration

- 1) NSS output enable (SSM = 0,SSOE = 1): this configuration is only used when the MCU is set as master. The NSS pin is managed by the hardware. The NSS signal is driven low as soon as the SPI is enabled in master mode (SPE = 1), and is kept low until the SPI is disabled (SPE = 0). A pulse can be generated between continuous communications if NSS pulse mode is activated (NSSP = 1). The SPI cannot work in multimaster configuration with this NSS setting.
- 2) NSS output disable (SSM = 0, SSOE = 0): if the microcontroller is acting as the master on the bus, this configuration allows multimaster capability. If the NSS pin is pulled low in this mode, the SPI enters master mode fault state and the device is automatically reconfigured in slave mode. In slave mode, the NSS pin works as a standard "chip select" input and the slave is selected while NSS line is at low level.




Figure 21-7 hardware/software slave select management

21.3.6. Comminication formats

During SPI communication, receive and transmit operations are performed simultaneously. The serial clock (SCK) synchronizes the shifting and sampling of the information on the data lines. The communication format depends on the clock phase, the clock polarity and the data frame format. To be able to communicate together, the master and slaves devices must follow the same communication format.

21.3.6.1. Clock phase and polarity controls

There are 4 possible timings that can be configured by software through the CPOL and CPHA bits (SPI_CR1 register). CPOL (clock polarity) controls the IDLE state of the clock when no data is being transmitted. This bit affects both master and slave. If CPOL is reset, the SCK pin has a low state. If CPOL is set, the SCK pin has a high IDLE state.


If CPHA is set, the second edge of SCK captures the first data bit transmitted (falling edge if CPOL is reset, rising edge otheRWise). On the occurrence of clock change type, the data is

latched. If CPHA is reset, the first edge of SCK captures the first transmitted data bit (falling edge if CPOL is set, rising edge otheRWise). Data is latched when this type of clock change occurs.

The combination of CPOL and CPHA selects the data capture clock edge.

SPI must be disabled (SPE = 0) before CPOL/CPHA is changed.

The IDLE state of SCK must correspond to the polarity selected by the SPI_CR1 register.






Figure 21-8 Data clock timing diagram

The order of data bits depends on LSBFIRST bit setting.

21.3.6.2. Data frame format

Through the LSBFIRST bit (SPI_CR 1 register), the SPI sh ift register can be set to MSB-FIRST or LSB-FIRST.

Select the number of bits in the data frame by using the DS bit (SPI_CR2 register). It can be selected as 8-bit or 16-bit length, and this setting applies to both sending and receiving

21.3.7. SPI configuration

The configuration procedure is almost the same for master and slave. For specific mode setups, follow the dedicated sections. When a standard communication is to be initialized, perform these steps:

- 1. Write related GPIO registers: configure MOSI, MISO and SCK pins
- 2. Write SPI_CR1 register
 - 1) Configure the clock baud rate via BR[2:0] (not required for slave mode)
 - 2) Configure CPOL and CPHA
 - 3) simplex or half -duplex mode by RXONLY or B IDIMODE and BIDIOE (RXONLY and BIDIMODE cannot be active at the same time)
 - 4) Configure LSBFIRST
 - 5) Configure SSM and SSI
 - 6) Configure the MSTR bit (in multi-master In NSS configuration, if the host is configured to prevent MODF errors, avoid NSS conflict state)
- 3. Write SPI_CR2 register
 - 1) Configure DS bit, select the number of data frame bits
 - 2) Configure SSOE (not required for slave mode)

21.3.8. SPI enabling procedure

It is recommended to enable the SPI slave before the master sends the clock. If not, undesired data transmission might occur. The data register of the slave must already contain data to be sent before starting communication with the master (either on the first edge of the communication clock, or before the end of the ongoing communication if the clock signal is continuous). The SCK signal must be settled at an idle state level corresponding to the selected polarity before the SPI slave is enabled.

The master at full-duplex (or in any transmit-only mode) starts to communicate when the SPI is enabled and TXFIFO is not empty, or with the next write to TXFIFO.

In any master receive only mode (RXONLY = 1 or BIDIMODE = 1 & BIDIOE = 0), master starts to communicate and the clock starts running immediately after SPI is enabled.

21.3.9. Data transmission and reception procedures

21.3.9.1. RXFIFO and TXFIFO

All SPI data transactions pass through the 32-bit embedded FIFOs. This enables the SPI to work in a continuous flow, and prevents overruns when the data frame size is short. Each direction has its own FIFO called TXFIFOand RXFIFO. These FIFOs are used in all SPI modes except for receiver-only mode (slave or master).

The handling of FIFOs depends on the data exchange mode (duplex, simplex), data frame format (number of bits in the frame), access size performed on the FIFO data registers (8-bit or 16-bit).

A read access to the SPIx_DR register returns the oldest value stored in RXFIFO that has not been read yet. A write access to the SPIx_DR stores the written data in the TXFIFO at the end of a send queue.

FTLVL[1:0] and FRLVL[1:0] bits indicate the current occupancy level of both FIFOs.

A read access to the SPIx_DR register must be managed by the RXNE event. This event is triggered when data is stored in RXFIFO and the threshold is reached. When RXNE is cleared, RXFIFO is considered to be empty.

In a similar way, write access of a data frame to be transmitted is managed by the TXE event. This event is triggered when the TXFIFO level is less than or equal to half of its capacity. OtherWise TXE is cleared and the TXFIFO is considered as full.

In this way, RXFIFO can store up to four data frames, whereas TXFIFO can only store up to three when the data frame format is not greater than 8 bits. This difference prevents possible corruption of 3x 8-bit data frames already stored in the TXFIFO when software tries to write more data in 16-bit mode into8TXFIFO.

Both TXE and RXNE events can be polled or handled by interrupts.

If the next data is received when the RXFIFO is full, an overrun event occurs. An overrun event can be polled or handled by an interrupt.

The BSY bit being set indicates ongoing transaction of a current data frame. When the clock signal runs continuously, the BSY flag stays set between data frames at master but becomes low for a minimum duration of one SPI clock at slave between each data frame transfer

21.3.9.2. Sequence handling

A few data frames can be passed at single sequence to complete a message. When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master. The clock signal is provided continuously by the master until TXFIFO becomes empty, then it stops waiting for additional data.

In receive-only modes, half-duplex (BIDIMODE = 1, BIDIOE = 0) or simplex (BIDIMODE = 0, RXONLY = 1) the master starts the sequence immediately when both SPI is enabled and receive-only mode is activated. The clock signal is provided by the master and it does not stop until either SPI or receive-only mode is disabled by the master. The master receives data frames continuously up to this moment.

While the master can provide all the transactions in continuous mode (SCK signal is continuous) it has to respect slave capability to handle data flow and its content at anytime. When necessary, the master must slow down the communication and provide either a slower clock or separate frames or data sessions with sufficient delays. Be aware there is no underflow error signal for master or slave in SPI mode, and data from the slave is always transacted and processed by the master even if the slave could not prepare it correctly in time.

Each sequence must be encased by the NSS pulse in parallel with the multislave system to select just one of the slaves for communication. In a single slave system it is not necessary to control the slave with NSS, but it is often better to provide the pulse here too, to synchronize the slave with the beginning of each data sequence.

NSS can be managed by both software and hardware (see Section 28.5.5: Slave select (NSS) pin management).

When the BSY bit is set it signifies an ongoing data frame transaction. When the dedicated frame transaction is finished, the RXNE flag is raised. The last bit is just sampled and the complete data frame is stored in the RXFIFO.

21.3.9.3. Procedure for disabling the SPI

When SPI is disabled, it is mandatory to follow the disable procedures described in this paragraph. It is important to do this before the system enters a low-power mode when the peripheral clock is stopped. Ongoing transactions can be corrupted in this case. In some modes the disable procedure is the only way to stop continuous communication running.

Master in full-duplex or transmit only mode can finish any transaction when it stops providing data for transmission. In this case, the clock stops after the last data transaction. Special care must be taken in packing mode when an odd number of data frames are transacted to prevent some dummy byte exchange (refer to Data packing section). Before the SPI is disabled in these modes, the user must follow standard disable procedure.

When the SPI is disabled at the master transmitter while a frame transaction is ongoing or next data frame is stored in TXFIFO, the SPI behavior is not guaranteed.

When the master is in any receive only mode, the only way to stop the continuous clock is to disable the peripheral by SPE = 0. Specific procedure must be followed when disabling SPI in this mode.

Data received but not read remains stored in RXFIFO when the SPI is disabled, and must be processed the next time the SPI is enabled, before starting a new sequence. To prevent having unread data, ensure that RXFIFO is empty when disabling the SPI, by using the correct disabling procedure, or by initializing all the SPI registers with a software reset via the control of a specific register dedicated to peripheral reset.

Standard disable procedure is based on pulling BSY status together with FTLVL[1:0] to check if a transmission session is fully completed. This check can be done in specific cases, too, when it is necessary to identify the end of ongoing transactions, for example:

- When NSS signal is managed by software and master has to provide proper end of NSS pulse for slave.
- When transactions' streams from FIFO are completed while the last data frame or CRC frame transaction is still ongoing in the peripheral bus.

The correct disable procedure is (except when receive only mode is used):

- 1. Wait until FTLVL[1:0] = 00 (no more data to transmit).
- 2. Wait until BSY = 0 (the last data frame is processed).
- 3. Disable the SPI (SPE = 0).
- 4. Read data until FRLVL[1:0] = 00 (read all the received data).

The correct disable procedure for certain receive only modes is:

- 1. Interrupt the receive flow by disabling SPI (SPE = 0) in the specific time window while the last data frame is ongoing.
- 2. Wait until BSY = 0 (the last data frame is processed).
- 3. Read data until FRLVL[1:0] = 00 (read all the received data).

21.3.9.4. Data packing

When the data frame size fits into one byte (equal to 8 bits), data packing is used automatically when any read or write 16-bit access is performed on the SPIx_DR register. The double

data frame pattern is handled in parallel in this case. First, SPI uses the pattern stored in the low-order bits of the word being accessed, followed by the high-order bits.

The figure below provides the data packing process. After a single 16- bit access by the sender, two data frames are sent. On the receiver side, if the RXFIFO threshold is set to 16 bits, the sequence will be generated immediately on the RXNE event. In response to the RXNE event, the receiver accesses 2 data frames through a 16-bit read of the SPI_DR register. On the receiver side, the setting of the RxFIFO threshold and subsequent read accesses must remain aligned, otheRWise data will be lost.

On the sender side, it is sufficient to write the last data frame of the odd sequence with 8- bit access. In order to generate an RxNE event, for an odd number of data frames, the receiver must change the Rx_FIFO threshold for the last data frame received.




Figure 21-9 Packing data in FIFO for transmission and reception

21.3.9.5. Communication diagrams

Some typical timing schemes are explained in this section. These schemes are valid no matter if the SPI events are handled by polling, interrupts. For simplicity, the LSBFIRST = 0, CPOL = 0 and CPHA = 1 setting is used as a common assumption here.

- 1. The slave starts to control MISO line as NSS is active and SPI is enabled, and is disconnected from the line when one of them is released. Sufficient time must be provided for the slave to prepare data dedicated to the master in advance before its transaction starts. At the master, the SPI peripheral takes control at MOSI and SCK signals (occasionally at NSS signal as well) only if SPI is enabled. If SPI is disabled the SPI peripheral is disconnected from GPIO logic, so the levels at these lines depends on GPIO setting exclusively.
- At the master, BSY stays active between frames if the communication (clock signal) is continuous. At the slave, BSY signal always goes down for at least one clock cycle between data frames.
- 3. The TXE signal is cleared only if TXFIFO is full.
- 4. The TXE interrupt is generated just after the TXEIE is set. As the TXE signal is at an active level, data transfers to TxFIFO start, until TxFIFO becomes full.
- 5. In Data packed mode, TxE and RxNE events are paired, and each read/write FIFO access is 16 bits wide (until the number of data frames are even). If TxFIFO is 3/4 full, the FTLVL

state stops at FIFO full level.

- 6. That's why the last odd frame cannot be stored before the TxFIFO becomes 1/2 full. The data frame is stored in TxFIFO in 8 -bit access mode.
- To receive the last odd data frame in packed mode, the Rx threshold must be changed to 8
 -bit when the last data frame is processed.




Figure 21-10 Master full-duplex communication diagram(bit frame=8)

Note1: Thandling means cpu writes data to Tx fifo time spent

21.3.10. Status flags

Three status flags are provided for the application to completely monitor the state of the SPI bus.

21.3.10.1. Tx buffer empty flag(TXE)

The TXE flag is set when transmission TXFIFO has enough space to store data to send. TXE flag is linked to the TXFIFO level. The flag goes high and stays high until the TXFIFO level is lower or equal to 1/2 of the FIFO depth. An interrupt can be generated if the TXEIE bit in the SPIx_CR2 register is set. The bit is cleared automatically when the TXFIFO level becomes greater than 1/2.

21.3.10.2. Rx buffer not empty

An interrupt can be generated if the RXNEIE bit in the SPIx_CR2 register is set.

The RXNE is cleared by hardware automatically when the above conditions are no longer true.

21.3.10.3. Busy Flag

The BSY flag is set and cleared by hardware (writing to this flag has no effect). This flag indicates the state of the SPI communication layer.

When it is set to '1', it indicates that the SPI is busy communicating, with one exception: in the bidirectional receive mode of master mode (MSTR = 1, BDM = 1 and BDOE = 0), the BSY flag is held during reception to low.

The BSY flag can be used in certain modes to detect the end of a transfer so that the software can disable th SPI or its peripheral clock before entering a low-power mode which does not provide a clock for the peripheral.

This avoids corrupting the last transfer, so it needs to strictly follow the procedure below.

The BSY flag is also useful for preventing write collisions in a multimaster system.

Except for the bidirectional receive mode of the master mode (MSTR = 1, BDM = 1 and BDOE = 0), the BSY flag is set to '1' when the transmission starts.

The BSY flag is cleared under any one of the following conditions:

- When the SPI is correctly disabled
- When a fault is detected in Master mode (MODF bit set to 1)

In Master mode, when it finishes a data transmission and no new data is ready to be sent In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between each data transfer.

Note: it is recommended to use always the TXE and RXNE flags (instead of the BSY flags) to handle data transmission or reception operations.

21.3.11. Error flags

21.3.11.1. Mode fault (MODF)

Mode fault occurs when the master device has its internal NSS signal (NSS pin in NSS hardware mode, or SSI bit in NSS software mode) pulled low. This automatically sets the MODF bit. Master mode fault affects the SPI interface in the following ways:

- The MODF bit is set and an SPI interrupt is generated if the ERRIE bit is set.
- The SPE bit is cleared. This blocks all output from the device and disables the SPI interface.
- The MSTR bit is cleared, thus forcing the device into slave mode.

Use the following software sequence to clear the MODF bit:

- 1. Make a read or write access to the SPIx_SR register while the MODF bit is set.
- 2. Then write to the SPIx_CR1 register.

To avoid any multiple slave conflicts in a system comprising several MCUs, the NSS pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits can be restored to their original state after this clearing sequence. As a security, hardware does not allow the SPE and MSTR bits to be set while the MODF bit is set. In a slave device the MODF bit cannot be set except as the result of a previous multimaster conflict.

21.3.11.2. Overrun flag (OVR)

An overrun condition occurs when data is received by a master or slave and the RXFIFO has not enough space to store this received data. This can happen if the software did not

have enough time to read the previously received data (stored in the RXFIFO) or when space for data storage is limited.

When an overrun condition occurs, the newly received value does not overwrite the previous one in the RXFIFO.

The newly received value is discarded and all data transmitted subsequently is lost.

Clearing the OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register.

21.3.12. SPI interrupts

Table 21-1 SPI interrupt requests

Interrupt event	Event flag	Enable control bit
Transmit TXFIFOready to be loaded	TXE	TXEIE
Data received in RXFIFO	RXNE	RXNEIE
Master Mode fault event	MODF	ERRIE
Overrun error	OVR	ERRIE

21.4. SPI register

The SPI registers have to be accessed by 16 bits and 32 bits, and the DR registers support 32 bits, 16 bits and 8 bits.

21.4.1. SPI control register 1 (SPI_CR1)

Address offset:0x00

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI- DIMOD E	BIDIO E	Re s	Re s	DF F	RXONL Y	SS M	SS I	LSBFIR ST	SP E	E	BR[2:0)]	MST R	CPO L	CPH A
RW	RW			R W	RW	RW	R W	RW	RW	R W	R W	R W	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
15	BIDIMODE	RW	0	Bidirectional data mode enable 0: 2-line unidirectional data mode 1: 1-line bidirectional data mode
14	BIDIOE	RW	0	Output enable in bidirectional mode This bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode 0: Output disabled (receive-only mode) 1: Output enabled (transmit-only mode) In master mode, the MOSI pin is used and in slave mode, the MISO pin is used.
13	Reserved		0	
12	Reserved		0	
11	DFF	RW	0	Data frame format 0: Send/receive using 8-bit data frame format; 1: Send/receive using 16-bit data frame format. Note: This bit can only be written if SPI disables (SPE=0), otherwise an error occurs. Note: Not used in I2S mode.
10	RXONLY	RW	0	Receive control only. This bit, together with the BIDIMODE bit, determines the transfer direction in "2-wire unidirectional" mode. In the configuration of multiple slave devices, this bit is set to 1 on the slave device that is not accessed, so that only the slave device that is accessed has output, so there will be no data conflict on the data line. 0: Full-duplex (Transmit and receive) 1: Output disabled (Receive-only mode)

Bit	Name	R/W	Reset Value	Function
9	SSM	RW	0	Software slave management When the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit. 0: Software slave management disabled 1: Software slave management enabled
8	SSI	RW	0	Internal slave select This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.
7	LSBFIRST	RW	0	Frame format 0: Data is transmitted with the MSB first. 1: Data is transmitted with the LSB first. This bit should not be changed when communication is ongoing
6	SPE	RW	0	SPI enable 0: SPI disabled 1: SPI enable
5:3	BR[2:0]	RW	0	Baud rate control 000: fpclk/2 001: fpclk/4 010: fpclk/8 011: fpclk/16 100: fpclk/32 101: fpclk/64 110: fpclk/128 111: fpclk/256 These bits should not be changed when communication is ongoing. Note: In slave mode, the fastest baud rate only supports fpclk/4.
2	MSTR	RW	0	Master selection 0: Slave configuration 1: Master configuration Note: This bit should not be changed when communication is ongoing.
1	CPOL	RW	0	Clock polarity 0: CK to 0 when idle 1: CK to 1 when idle This bit should not be changed when communication is ongoing
0	СРНА	RW	0	Clock phase 0: The first clock transition is the first data capture edge 1: The second clock transition is the first data capture edge This bit should not be changed when communication is ongoing.

21.4.2. SPI control register2 (SPI_CR2)

Address offset:0x04 Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SLV FM	Res	Res	Res	DS	Res	Res	Res	TXEIE	RXNEIE	ERRIE	Res	Res	SSOE	Res	Res
RW				RW	RW	RW	RW	RW	RW	RW			RW		

Bit	Name	R/W	Reset Value	Function
31:16	Reserved	-	-	Reserved
15	SLVFM	RW	0	Slave fast mode enable 0: Slave normal mode, the speed of the slave mode supporting the fastest SPI clock is less than pclk/4 1: Slave fast mode, can support SPI clock speed in slave mode up to pclk/4

Bit	Name	R/W	Reset Value	Function
				Note: When the speed of SPI clock is less than
				pclk/4, this register bit must not be set.
14:12	Reserved	-	-	Reserved
				SPI transmission data length
11	DS	RW	0	0: 8-bit data frame transmission
				1: 16-bit data frame transmission
10:8	Reserved	-	-	-
				Tx buffer empty interrupt enable
7	TXEIE	RW	0	0: TXE interrupt masked
1	IACIC	KVV	0	1: TXE interrupt not masked. Used to generate
				an interrupt request when the TXE flag is set
				RX buffer not empty interrupt enable
6	RXNEIE	RW	0	0: RXNE interrupt masked
О	KANEIE	KVV	0	1: RXNE interrupt not masked. Used to generate
				an interrupt request when the RXNE flag is set
				Error interrupt enable
				0: Error interrupt is masked
5	ERRIE	RW	0	1: Error interrupt is enabled
5	EKKIE	KVV	0	This bit controls the generation of an interrupt
				when an error condition occurs (CRCERR, VR,
				MODF in SPI mode).
4:3	Reserved	RES	-	Reserved
				SS output enable
				0: SS output is disabled in master mode and the
				SPI interface can work in multimaster configura-
2	SSOE	RW	0	tion
				1: SS output is enabled in master mode and
				when the SPI interface is enabled. The SPI inter-
				face cannot work in a multimaster environment
1:0	Reserved	RES		Reserved

21.4.3. SPI status register (SPI_SR)

Address offset:0x08 Reset value:0x0002

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	FTL [1:		FRL [1:		Res	BSY	OVR	MODF	Res	Res	Res	TXE	RXNE
			R	R	R	R		R	R	R				R	R

Bit	Name	R/W	Reset Value	Function
31:13	Reserved	RES	-	Reserved
	1, (FIFO Transmission level Hardware set, software clear.
				00: FIFO empty
12:11	FTLVL	R	0	01: 1/4 FIFO
				10: 1/2 FIFO
				11: FIFO full(considered as FULL when the
				FIFO threshold is greater than 1/2)
				FIFO reception level. Hardware set, software clear.
				00: FIFO empty
10:9	FRLVL	R	0	01: 1/4 FIFO
				10: 1/2 FIFO
				11: FIFO full
8	Reserved	-	0	-
7	BSY	R	0	Busy flag 0: SPI (or I2S) not busy 1: SPI (or I2S) is busy in communication or Tx buffer is not empty
6	OVR	R	0	Overrun flag 0: No overrun occurred 1: Overrun occurred

Bit	Name	R/W	Reset Value	Function
				This flag is set by hardware and reset by a soft-
				ware sequence.
				Mode fault
				0: No mode fault occurred
5	MODF	R	0	1: Mode fault occurred
				This flag is set by hardware and reset by a soft-
				ware sequence.
4:2	Reserved	-	0	-
				Transmit buffer empty
1	TXE	R	1	0: Tx buffer not empty
				1: Tx buffer empty
				Receive buffer not empty
0	RXNE	R	0	0: Rx buffer empty
				1: Rx buffer not empty

21.4.4. SPI data register (SPI_DR)

Address offset:0x0C

Reset value:0x0000

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DR[15:0]														
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Bit	Name	R/W	Reset Value	Function
15:0	DR[15:0]	RW	0	Data register Data received or to be transmitted The data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO. Note:Depending on the DS bit (data frame width selection), data transmission or reception is 8-bit or 16-bit. For 8-bit data frames, the data registers are sent and received based on right -aligned 8-bit data. When in receive mode, DR [15:8] is set to 0 by hardware. For 16-bit data frame, the data register is 16-bit, and the entire DR [15:0] is used for transmit and receive.

21.4.5. SPI register map

Offset	Register	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
0x00	SPI_CR1	BIDIMODE	BIDIOE	Res.	Res.	DFF	RXONLY	SSM	SSI	LSBFIRST	SPE		BR[2:0]		MSTR	CPOL	СРНА
	Reset value	0	0			0	0	0	0	0	0	0	0	0	0	0	0
0x04	SPI_CR2	SLVFM	Res.	Res.	Res.	Res.	Res.	Res.	Res.	TXEIE	RXNEIE	ERRIE	Res.	Res.	SSOE	Res.	Res.
	Reset value	0								0	0	0			0		
0x08	SPI_SR	Res.	Res.	Res.	ET! V/! [4:0]		[0] [7] [4-0]	ראבעבן ו.ט]	Res.	BSY	OVR	MODEF	Res.	Res.	Res.	TXE	RXNE
	Reset value				0	0	0	0		0	0	0				1	0
0x0C	SPI_DR								DR[1	15:0]							
2,,00	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

22. Debug support

22.1. Overview

This devices are built around a Cortex-M0+ core which contains hardware extensions for advanced debugging features. The debug extensions allow the core to be stopped either on a given instruction fetch (breakpoint) or data access (watchpoint). When stopped, the core's internal state and the system's external state may be examined. Once examination is complete, the core and the system may be restored and program execution resumed.

The debug features are used by the debugger host when connecting to and debugging the MCUs. One interface for debug is available: serial wire. The debugging function in M0+ CPU Core is a set of ARM CoreSight Design kit.

The ARM Cortex®-M0 core provides integrated on-chip debug support. It is comprised of:

■ SW-DP: serial wire

BPU: Break point unit

DWT: Data watchpoint trigger

- It also includes debug features dedicated to this chip:
- Flexible debug pinout assignment
- MCU debug box (support for low-power modes, control over peripheral clocks, etc.)




Figure 22-1 DBG Block diagram of MCU debug support

22.2. Pinout and debug port pins

22.2.1. SWD port pins

Two pins are used to debug, these pins are available on all packages.

 SW-DP
 SW Debugging Interface
 Pin assignment

 Port Pin Name
 Type
 SW debug port

 SWDIO
 I/O
 Serial Wire Data Input/Output
 PB6

 SWDCLK
 I
 Serial Wire Clock
 PA2

Table 22-1 DBG diagram

22.2.2. Flexible SW-DP pin assignment

After reset (SYSRESETn or PORESETn), the pins used for the SW-DP are assigned as dedicated pins which are immediately usable by the debugger host.

However, the MCU offers the possibility to disable the SWD port and can then release the associated pins for general-purpose I/O (GPIO) usage.

22.2.3. Internal pull-up and pu;;-down on SWD pins

Once the SW I/O is released by the user software, the GPIO controller takes control of these pins.

The reset states of the GPIO control registers put the I/Os in the equivalent states:

■ SWDIO: input pull-up

■ SWCLK: input pull-down

Having embedded pull-up and pull-down resistors removes the need to add external resistors.

22.3. ID codes and locking mechanism

Here are several ID codes inside the MCU. It is recommended that Keil, IAR and other tools use this ID Code (located at 0x4001 5800) locks debugging.

After the chip is powered on, the hardware reads the 0x1FFF 0FF8 address of the flash 's factory config. byte and loads it into the DBG _IDCODE register.

22.4. SWD debug port

22.4.1. SWD protocol introduction

This synchronous serial protocol uses two pins:

- SWCLK: clock from host to target
- SWDIO: bidirectional

The protocol allows two banks of registers (DPACC registers and APACC registers) to be read and written to.

Bits are transferred LSB-first on the wire. For SWDIO bidirectional management, the line must be pulled-up on the board (100 k Ω recommended by ARM).

Each time the direction of SWDIO changes in the protocol, a turnaround time is inserted where the line is not driven by the host nor the target. By default, this turnaround time is one bit time, however this can be adjusted by configuring the SWCLK frequency.

22.4.2. SWD protocol sequence

Each sequence consist of three phases:

- Packet request (8 bits) transmitted by the host
- Acknowledge response (3 bits) transmitted by the target
- Data transfer phase (33 bits) transmitted by the host or the target

Bit	Name	Description					
0	Start	Must be"1"					
1	ApnDP	0: DP Access					
'	Арпог	1: AP Access					
2	RnW	0: Write Request					
2	KIIVV	1: Read Request					

Table 22-2 Package request (8 bits)

Bit	Name	Description					
4:3	A[3:2]	Address field of the DP or AP registers					
5	Parity	Single bit parity of preceding bits					
6	Stop	0					
7	Park	Not driven by the host. Must be read as "1" by the target because of the pull-up					

The packet request is always followed by the turnaround time (default 1 bit) where neither the host nor target drive the line.

Table 22-3 ACK response (3 bits)

Bit	Name	Description
		001: FAULT
[2:0]	ACK	010: WAIT
		100: OK

The ACK Response must be followed by a turnaround time only if it is a READ transaction or if a WAIT or FAULT acknowledge has been received.

Table 22-4 DATA transfer (33 bits)

Bit	Name	Description
[31:0]	WDATA or RDATA	Write or Read data
32	Parity	Single parity of the 32 data bits

The DATA transfer must be followed by a turnaround time only if it is a READ transaction.

22.4.3. SW-DP state machine (reset, idle states, ID code)

The State Machine of the SW-DP has an internal ID code which identifies the SW-DP. It follows the JEP-106 standard. This ID code is the default ARM one and is set to 0x0BB11477 (corresponding to Cortex®-M0).

22.4.4. DP and AP read/write accesses

- Read accesses to the DP are not posted: the target response can be immediate (if ACK = OK) or can be delayed (if ACK = WAIT).
- Read accesses to the AP are posted. This means that the result of the access is returned on the next transfer. If the next access to be done is NOT an AP access, then the DP-RDBUFF register must be read to obtain the result. The READOK flag of the DP-CTRL/STAT register is updated on every AP read access or RDBUFF read request to know if the AP read access was successful.
- The SW-DP implements a write buffer (for both DP or AP writes), that enables it toaccept a write operation even when other transactions are still outstanding. If the write buffer is full, the target acknowledge response is "WAIT". With the exception of IDCODE read or CTRL/STAT read or ABORT write which are accepted even if the write buffer is full.
- Because of the asynchronous clock domains SWCLK and HCLK, two extra SWCLK cycles are needed after a write transaction (after the parity bit) to make the write effective internally.

These cycles should be applied while driving the line low (IDLE state) This is particularly important when writing the CTRL/STAT for a power-up request. If the next transaction (requiring a power-up) occurs immediately, it will fail.

22.4.5. SW-DP registers

Access to these registers are initiated when APnDP=0

A[3:2]	R/W	CTRLSELbit of SELECT register	Register	Notes
00	Read		IDCODE	
00	Write		ABORT	
01	Read/Write	0	DP-CTRL/STAT	
01	Read/Write	1	WIRE CONTROL	
10	Read		READ RESEND	
10	Write		SELECT	
11	Read/Write		READ BUFFER	

22.4.6. SW-AP register

Address	A[3:2] value	Description
0x0	00	Reserved
0x4	01	DP CTRL/STAT register. Used to: — Request a system or debug power-up — Configure the transfer operation for AP accesses — Control the pushed compare and pushed verify operations. — Read some status flags (overrun, power-up acknowledges)
0x8	10	DP SELECT register: Used to select the current access port and the active 4-words register window. — Bits 31:24: APSEL: select the current AP — Bits 23:8: reserved — Bits 7:4: APBANKSEL: select the active 4-words register window on the current AP — Bits 3:0: reserved
0xC	11	DP RDBUFF register: Used to allow the debugger to get the final result after a sequence of operations (without requesting new JTAG-DP operation)

22.5. Core debug

Core debug is accessed through the core debug registers. Debug access to these registers is by means of the debug access port. It consists of four registers:

Table 22-5 Core debug registers

Register	Description
DHCSR	32bit Debug halting control and status register
DCRSR	17bit Debug Core register selector register
DHCDR	32bit debug Core register Data register
DEMCR	32bit debug exception and monitor control register

These registers are not reset by a system reset. They are only reset by a power-on reset. Refer to the Cortex®-M0+ TRM for further details. To Halt on reset, it is necessary to:

- Enable the bit0 (VC_CORRESET) of the Debug and Exception Monitor Control Register
- Enable the bit0 (C_DEBUGEN) of the Debug Halting Control and Status Register

22.6. Break Point Unit

The Cortex-M0+ BPU implementation provides four breakpoint registers. The BPU is a subset of the Flash Patch and Breakpoint (FPB) block available in ARMv7-M (Cortex-M3 & Cortex-M4)

22.6.1. BPU functionality

The processor breakpoints implement PC based breakpoint functionality.

Refer the ARMv6-M ARM and the ARM CoreSight Components Technical Reference Manual for more information about the BPU CoreSight identification registers, and their addresses and access types.

22.7. DWT (Data Watchpoint)

The Cortex-M0 DWT implementation provides two watchpoint register sets.

22.7.1. DWTfunctionality

The processor watchpoints implement both data address and PC based watchpoint functionality.

22.7.2. DWT program counter sample register

A processor that implements the data watchpoint unit also implements the ARMv6-M optional DWT Program Counter Sample Register (DWT_PCSR). This register permits a debugger to periodically sample the PC without halting the processor. This provides coarse grained profiling. See the ARMv6-M ARM for more information.

The Cortex-M0 DWT_PCSR records both instructions that pass their condition codes and those that fail.

22.8. MCU debug component (DBGMCU)

The MCU debug component helps the debugger provide support for:

- Low-power modes
- Clock control for timers, watchdog and I2C during a breakpoint

22.8.1. Debug support for low-power modes

To enter low-power mode, the instruction WFI or WFE must be executed. The MCU implements several lowpower modes which can either deactivate the CPU clock or reduce the power of the CPU. The core does not allow FCLK or HCLK to be turned off during a debug session. As these are required for the debugger connection, during a debug, they must remain active. The MCU integrates special means to allow the user to debug software in low-power modes. For this, the debugger host must first set some debug configuration registers to change the low-power mode behavior:

- In Sleep mode: FCLK and HCLK are still active. Consequently, this mode does not impose any restrictions on the standard debug features. In stop mode: The DBG_STOP bit must be set in advance by the debugger.
- In Stop/Standby mode, the DBG_STOP bit must be previously set by the debugger. This enables the internal RC oscillator clock to feed FCLK and HCLK in Stop mode.

22.8.2. Debug support for timers, watchdog and IIC

During a breakpoint, it is necessary to choose how the counter of timers and watchdog should behave:

■ They can continue to count inside a breakpoint. This is usually required when a PWM is controlling a motor, for example.

They can stop to count inside a breakpoint. This is required for watchdog purposes. For the I2C, the user can choose to block the SMBUS timeout during a breakpoint.

22.9. DBG register

22.9.1. DBG device ID code register(DBG_IDCODE)

Address offset: 0x00

Only supports 32-bit address access, read only.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD 4	TBD	TBD
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	٥	Ω	7	6	5	1	2	2	1	Λ
		. •	. ~	• • •	10	9	U	- 1	U	J	~	J			U
TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Bit	Name	R/W	Reset Value	Function
31: 0	To be defined	R		

22.9.2. Debug MCUconfiguration register (DBGMCU_CR)

This register configures the MCU low power mode in debug state.

This register is asynchronously reset by a power-on reset (not a system reset). It can be written by the debugger under system reset.

If the debugger host does not support this feature, it is still possible for the software user to write to these registers.

Address offset: 0x04

Reset value: 0x0000 0000 (will not be reset by system reset)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	DBG_ STOP	Res													
														RW	

Bit	Name	R/W	Reset Value	Function
31: 2	Reserved			
1	DBG_STOP	RW	0	Debug Stop mode 0: (FCLK = Off, HCLK = Off) In STOP mode, the clock controller disables HCLK and FCLK. When exiting from STOP mode, the clock configuration is identical to the one after RESET (CPU clocked by the HSI). Consequently, the software must reprogram the clock controller to enable the clock configuration. 1: (FCLK = on, HCLK = on). When entering STOP mode, HSI will not be turned off, and FCLK and HCLK are generated by I. When exiting STOP mode, if the clock control needs to be changed, the software needs to be reconfigured.
0	Reserved	-	-	-

22.9.3. DBG APB freeze register 1 (DBG_APB_FZ1)

This register is used to configure the clock of timer, IWDG, under debug. This register is asynchronously reset by a power-on reset (not a system reset). It can be written by the debugger under system reset.

Address offset: 0x08

Power on Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DBG_ LPTIM_STOP	Res														
RW															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res

Bit	Name	R/W	Reset Value	Function
31	DBG_LPTIM_STOP	RW	0	When the CPU is stopped, the counter clock control bit of the L PTIM 0: enable 1: Disable
30: 0	Reserved			

22.9.4. DBG APB freeze register 2(DBG_APB_FZ2)

This register is used to configure the clock control of timer under debug. This register is asynchronously reset by a power-on reset (not a system reset). It can be written by the debugger under system reset.

Address offset: 0x0C

Power on Reset value: 0x0000 0000

Only supports 32-bit address access, read only

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Re	Re	Re	Res	Re										
Res	S	s	S	Kes	S	s	S	S	S	S	S	S	S	S	S
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DBG_ TIM14_STO	Re	Re	Re	DBG_ TIM1_STO	Re										
P	S	S	S	P	S	S	S	S	S	S	S	S	S	S	S
RW				RW											

Bit	Name	R/W	Reset Value	Function
31: 16	Reserved	-	-	-
15	DBG_TIM14_STOP	0	-	When the CPU is stopped, the clock control bit of the TIM16 counter 0: Enable 1: Disable
14: 12	Reserved	-	-	-
11	DBG_TIM1_STOP	-	-	When the CPU is stopped, the clock control bit of the TIM1 counter 0: Enable 1: Disable
10: 0	Reserved	-	-	-

22.9.5. DBG register map

O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	9	9	4	3	2	1	0
0x 0 0	DBG _ID- COD E	OBT	TBD	OBT	TBD	Ω8T	TBD	TBD	TBD	TBD	TBD	TBD																					
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

O ff s et	Reg- ister	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	-	0
0x 0 4	DBG _CR	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DBG_STOP	Res.
	Reset value																															0	
0x 0 8	DBG _APB _FZ1	DBG_LPTIM_STOP	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res	Res.															
	Reset value	0																															
0x 0 C	DBG _APB _FZ2	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	DBG_TIM14_STOP	Res.	Res.	Res.	DBG_TIM1_STOP	Res.	Res.									
	Reset value																	0				0	4										

23. Version History

Version	Date	Updated Record
V1.0	2024.03.05	Initial version



Puya Semiconductor Co., Ltd.

IMPORTANT NOTICE

Puya Semiconductor reserves the right to make changes without further notice to any products or specifications herein. Puya Semiconductor does not assume any responsibility for use of any its products for any particular purpose, nor does Puya Semiconductor assume any liability arising out of the application or use of any its products or circuits. Puya Semiconductor does not convey any license under its patent rights or other rights nor the rights of others.